전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M16C/62 데이터시트(PDF) 197 Page - Renesas Technology Corp

부품명 M16C/62
상세설명  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
PDF  615 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/62 데이터시트(HTML) 197 Page - Renesas Technology Corp

Back Button M16C/62 Datasheet HTML 193Page - Renesas Technology Corp M16C/62 Datasheet HTML 194Page - Renesas Technology Corp M16C/62 Datasheet HTML 195Page - Renesas Technology Corp M16C/62 Datasheet HTML 196Page - Renesas Technology Corp M16C/62 Datasheet HTML 197Page - Renesas Technology Corp M16C/62 Datasheet HTML 198Page - Renesas Technology Corp M16C/62 Datasheet HTML 199Page - Renesas Technology Corp M16C/62 Datasheet HTML 200Page - Renesas Technology Corp M16C/62 Datasheet HTML 201Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 615 page
background image
Mitsubishi microcomputers
M16C / 62A Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timing (Vcc = 5V)
1-178
Timing requirements (referenced to VCC = 5V, VSS = 0V at Topr = – 20oC to 85oC / – 40oC to 85oC (*)
unless otherwise specified)
* : Specify a product of -40
°C to 85°C to use it.
f(BCLK) X 2
(Note)
(Note)
(Note)
40
30
0
0
40
0
Note: Calculated according to the BCLK frequency as follows:
40
Max.
External clock rise time
ns
tr
Min.
External clock input cycle time
External clock input HIGH pulse width
External clock input LOW pulse width
External clock fall time
ns
ns
ns
ns
tc
tw(H)
tw(L)
tf
Parameter
Symbol
Unit
Standard
15
62.5
25
25
15
Min.
Data input setup time
ns
tsu(DB-RD)
tsu(RDY-BCLK )
Parameter
Symbol
Unit
Max.
Standard
ns
RDY input setup time
Data input hold time
ns
th(RD-DB)
th(BCLK -RDY)
ns
RDY input hold time
ns
HOLD input setup time
tsu(HOLD-BCLK )
ns
HOLD input hold time
th(BCLK-HOLD )
Data input access time (no wait)
ns
tac1(RD-DB)
ns
ns
tac2(RD-DB)
tac3(RD-DB)
Data input access time (with wait)
Data input access time (when accessing multiplex bus area)
ns
td(BCLK-HLDA )
HLDA output delay time
tac1(RD – DB) =
f(BCLK) X 2
– 45
10 9
[ns]
tac2(RD – DB) =
f(BCLK) X 2
– 45
3 X 10
9
[ns]
tac3(RD – DB) =
– 45
3 X 10
9
[ns]
VCC = 5V
Table 1.23.8. Memory expansion and microprocessor modes
Table 1.23.7. External clock input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com