M38048FDHKP datasheet(345/387 Pages) RENESAS

345 / 387 page

3-55

REJ09B0212-0100Z

Rev.1.00

Jan 14, 2005

3804 Group (Spec.H)

APPENDIX

3.5 Control registers

Fig. 3.5.8 Structure of I2C status register

I2C status register

b7 b6 b5 b4 b3 b2 b1 b0

I2C status register

(S1: address 001316)

0: Last bit = “0”

1: Last bit = “1” (Note 1)

Name

Functions

At reset R W

0: No general call detected

1: General call detected

(Notes 1, 2)

0: Address disagreement

1: Address agreement

(Notes 1, 2)

Undefined

Last receive bit

(LRB)

General call

detection flag

(AD0)

SCL pin low hold

bit (PIN)

Arbitration lost

detection flag (AL)

Slave address

comparison flag

(AAS)

Bus busy flag (BB)

Communication

mode specification

bits (TRX, MST)

0: SCL pin low hold (Note 3)

1: SCL pin low release

0: Bus free

1: Bus busy

b7 b6

0 0: Slave receive mode

0 1: Slave transmit mode

1 0: Master receive mode

1 1: Master transmit mode

Notes 1: These flags and bits are exclusive to input. When writing to

these bits, write “0” to these bits.

2: These bits can be detected only when the data format

selection bit (ALS) of I2C control register is set to “0”.

3: This bit can be set to “1” by program, but cannot be cleared

to “0”.

4: All bits are changed by hardware. Do not use the read-

modify-write instructions (SEB, CLB).

0: Not detected

1: Detected (Note 1)

M38048FDHKP 데이터시트(PDF) 345 Page - Renesas Technology Corp

M38048FDHKP 데이터시트(HTML) 345 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL