 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
M38048FDHKP 데이터시트(PDF) 263 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M38048FDHKP 데이터시트(HTML) 263 Page - Renesas Technology Corp |
|
|
263 / 387 page  2-139 APPLICATION 2.9 Watchdog timer Rev.1.00 Jan 14, 2005 REJ09B0212-0100Z 3804 Group (Spec.H) 2.9 Watchdog timer This paragraph explains the registers setting method and the notes relevant to the watchdog timer. 2.9.1 Memory map Fig. 2.9.1 Memory map of registers relevant to watchdog timer 2.9.2 Relevant registers Fig. 2.9.2 Structure of Watchdog timer control register CPU mode register (CPUM) Watchdog timer control register (WDTCON) 003B16 001E16 Address Watchdog timer control register b7 b6 b5 b4 b3 b2 b1 b0 Watchdog timer control register (WDTCON: address 001E16) b 6 0 STP instruction disable bit Watchdog timer H count source selection bit 0: STP instruction enabled 1: STP instruction disabled 0: Watchdog timer L underflow 1: f(XIN)/16 or f(XCIN)/16 Functions Name At reset R W 7 0 0 1 1 1 2 1 3 1 4 1 5 1 ✕ ✕ ✕ ✕ ✕ ✕ Watchdog timer H (for read-out of high-order 6 bit) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
