ADE5166 datasheet(133/148 Pages) AD

133 / 148 page

ADE5166/ADE5169

Rev. 0 | Page 133 of 148

Table 154. SPI Configuration SFR 2 (SPIMOD2, Address 0xE9)

Bit

Mnemonic

Default

Description

SPICONT

Master mode, SPI continuous transfer mode enable bit.

SPICONT

Result

The SPI interface stops after one byte is transferred and SS is deasserted. A new data transfer can

be initiated after a stalled period.

The SPI interface continues to transfer data until no valid data is available in the SPI2CTx SFR. SS

remains asserted until the SPI2CTx SFR and the transmit shift registers are empty.

SPIEN

SPI interface enable bit.

SPIEN

Result

The SPI interface is disabled.

The SPI interface is enabled.

SPIODO

SPI open-drain output configuration bit.

SPIODO

Result

Internal pull-up resistors are connected to the SPI outputs.

The SPI outputs are open drain and need external pull-up resistors. The pull-up voltage should

not exceed the specified operating voltage.

SPIMS_b

SPI master mode enable bit.

SPIMS_b

Result

The SPI interface is defined as a slave.

The SPI interface is defined as a master.

SPICPOL

SPI clock polarity configuration bit (see Figure 108).

SPICPOL

Result

The default state of SCLK is low, and the first SCLK edge is rising. Depending on the SPICPHA bit,

the SPI data output changes state on the falling or rising edge of SCLK while the SPI data input is

sampled on the rising or falling edge of SCLK.

The default state of SCLK is high, and the first SCLK edge is falling. Depending on the SPICPHA

bit, the SPI data output changes state on the rising or falling edge of SCLK while the SPI data

input is sampled on the falling or rising edge of SCLK.

SPICPHA

SPI clock phase configuration bit (see Figure 108).

SPICPHA

Result

The SPI data output changes state when SS goes low at the second edge of SCLK and then every

two subsequent edges, whereas the SPI data input is sampled at the first SCLK edge and then

every two subsequent edges.

The SPI data output changes state at the first edge of SCLK and then every two subsequent

edges, whereas the SPI data input is sampled at the second SCLK edge and then every two

subsequent edges.

SPILSBF

Master mode, LSB first configuration bit.

SPILSBF

Result

The MSB of the SPI outputs is transmitted first.

The LSB of the SPI outputs is transmitted first.

TIMODE

Transfer and interrupt mode of the SPI interface.

TIMODE

Result

This bit must be set to 1 for proper operation.

ADE5166 데이터시트(PDF) 133 Page - Analog Devices

ADE5166 데이터시트(HTML) 133 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL