AT89C5131A-RDTIL datasheet(156/186 Pages) ATMEL

156 / 186 page

156

AT89C5131A-L

4338F–USB–08/07

Table 110. WDTPRG Register

WDTPRG - Watchdog Timer Out Register (0A7h)

Reset value = XXXX X000

WDT During Power-down

and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in

Power-down mode the user does not need to service the WDT. There are 2 methods of

exiting Power-down mode: by a hardware reset or via a level activated external interrupt

which is enabled prior to entering Power-down mode. When Power-down is exited with

hardware reset, servicing the WDT should occur as it normally should whenever the

AT89C5131A-L is reset. Exiting Power-down with an interrupt is significantly different.

The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is

brought high, the interrupt is serviced. To prevent the WDT from resetting the device

while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high.

It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of power-down,

it is better to reset the WDT just before entering power-down.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the

AT89C5131A-L while in Idle mode, the user should always set up a timer that will peri-

odically exit Idle, service the WDT, and re-enter Idle mode.

Bit

Number

Bit

Mnemonic

Description

Reserved

The value read from this bit is undetermined. Do not try to set this bit.

WDT Time-out select bit 2

WDT Time-out select bit 1

WDT Time-out select bit 0

S2 S1 S0 Selected Time-out

16384x2^(214 - 1) machine cycles, 16.3 ms at FOSC = 12 MHz

16384x2^(215 - 1) machine cycles, 32.7 ms at FOSC = 12 MHz

16384x2^(216 - 1) machine cycles, 65.5 ms at FOSC = 12 MHz

16384x2^(217 - 1) machine cycles, 131 ms at FOSC = 12 MHz

16384x2^(218 - 1) machine cycles, 262 ms at FOSC = 12 MHz

16384x2^(219 - 1) machine cycles, 542 ms at FOSC = 12 MHz

16384x2^(220 - 1) machine cycles, 1.05 s at FOSC = 12 MHz

16384x2^(221 - 1) machine cycles, 2.09 s at FOSC = 12 MHz

16384x2^S machine cycles

AT89C5131A-RDTIL 데이터시트(PDF) 156 Page - ATMEL Corporation

AT89C5131A-RDTIL 데이터시트(HTML) 156 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL