전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XIO2000AI 데이터시트(PDF) 102 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

부품명 XIO2000AI
상세설명  PCI Express to PCI Bus Translation Bridge
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
홈페이지  http://www.taosinc.com
Logo TAOS - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

XIO2000AI 데이터시트(HTML) 102 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Back Button XIO2000AI Datasheet HTML 98Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 99Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 100Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 101Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 102Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 103Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 104Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 105Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 106Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 159 page
background image
Classic PCI Configuration Space
92
April 2007 Revised October 2008
SCPS155C
4.72 Serial IRQ Mode Control Register
This register controls the behavior of the serial IRQ controller. See Table 4−46 for a complete description of
the register contents.
PCI register offset:
E0h
Register type:
Read-only, Read/Write
Default value:
00h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
Table 4−46. Serial IRQ Mode Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
7:4
RSVD
R
Reserved. Returns 0h when read.
3:2†
START_WIDTH
RW
Start frame pulse width. Sets the width of the start frame for a SERIRQ stream.
00 = 4 clocks (default)
01 = 6 clocks
10 = 8 clocks
11 = Reserved
1†
POLLMODE
RW
Poll mode. This bit selects between continuous and quiet mode.
0 = Continuous mode (default)
1 = Quiet mode
0†
DRIVEMODE
RW
Drive mode. This bit selects the behavior of the serial IRQ controller during the recovery cycle.
0 = Drive high (default)
1 = 3-state
† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com