MPC8379ECVRALDA datasheet(101/114 Pages) FREESCALE

101 / 114 page

MPC8379E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

101

Clocking

22.3

Suggested PLL Configurations

Table 76 shows suggested PLL configurations for different input clocks (LBCM = 0).

0001

1.5:1

0001

1.5:1

0001

1.5:1

0010

02:1

0010

02:1

0010

02:1

0010

2.5:1

0010

2.5:1

0010

2.5:1

0011

03:1

0011

03:1

0011

03:1

0011

3.5:1

0011

3.5:1

0011

3.5:1

0100

04:1

0100

04:1

0100

04:1

Note:

1 Core VCO frequency = Core frequency × VCO divider. Note that VCO divider has to be

set properly so that the core VCO frequency is in the range of 800–1600 MHz.

Table 76. Example Clock Frequency Combinations

eLBC 1

e300 Core 1

Ref

LBCM DDRCM SVCOD SPMF

Sys

VCO

1,2 CSB

1,3 DDR data

rate

1,4

× 1 × 1.5 × 2 × 2.5 × 3

25.0

500

125

250

62.5

31.3

15.6

————

375

25.0

600

150

300

75 6

37.5

18.8

—

375

450

33.3

667

167

333

83.3 6

41.6

20.8

—

333

416

500

33.3

533

133

267

66.7

33.3

16.7

—

333

400

Table 75. e300 Core PLL Configuration (continued)

RCWL[COREPLL]

core_clk : csb_clk Ratio

VCO Divider 1

0–1

2–5

MPC8379ECVRALDA 데이터시트(PDF) 101 Page - Freescale Semiconductor, Inc

MPC8379ECVRALDA 데이터시트(HTML) 101 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL