ATtiny167 datasheet(194/282 Pages) ATMEL

194 / 282 page

194

7728D–AVR–07/09

ATtiny87/ATtiny167

17.4

Starting a Conversion

A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC.

This bit stays high as long as the conversion is in progress and will be cleared by hardware

when the conversion is completed. If a different data channel is selected while a conversion is

in progress, the ADC will finish the current conversion before performing the channel change.

Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering

is enabled by setting the ADC Auto Trigger Enable bit, ADATE in ADCSRA register. The trig-

ger source is selected by setting the ADC Trigger Select bits, ADTS in ADCSRB register (see

description of the ADTS bits for a list of the trigger sources). When a positive edge occurs on

the selected trigger signal, the ADC prescaler is reset and a conversion is started. This pro-

vides a method of starting conversions at fixed intervals. If the trigger signal still is set when

the conversion completes, a new conversion will not be started. If another positive edge

occurs on the trigger signal during conversion, the edge will be ignored. Note that an Interrupt

Flag will be set even if the specific interrupt is disabled or the Global Interrupt Enable bit in

SREG register is cleared. A conversion can thus be triggered without causing an interrupt.

However, the Interrupt Flag must be cleared in order to trigger a new conversion at the next

interrupt event.

Figure 17-2. ADC Auto Trigger Logic

Using the ADC Interrupt Flag as a trigger source makes the ADC start a new conversion as

soon as the ongoing conversion has finished. The ADC then operates in Free Running mode,

constantly sampling and updating the ADC Data Register. The first conversion must be started

by writing a logical one to the ADSC bit in ADCSRA register. In this mode the ADC will perform

successive conversions independently of whether the ADC Interrupt Flag, ADIF is cleared or

not.

If Auto Triggering is enabled, single conversions can be started by writing ADSC in ADCSRA

bit will be read as one during a conversion, independently of how the conversion was started.

ADSC

ADIF

SOURCE 1

SOURCE n

ADTS[2:0]

Conversion

Logic

ADC Prescaler

Start

CLK

ADC

CLK

. . .

Edge

Detector

ADATE

ATtiny167 데이터시트(PDF) 194 Page - ATMEL Corporation

ATtiny167 데이터시트(HTML) 194 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL