전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ATtiny261-ESMZ 데이터시트(PDF) 149 Page - ATMEL Corporation

부품명 ATtiny261-ESMZ
상세설명  8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny261-ESMZ 데이터시트(HTML) 149 Page - ATMEL Corporation

Back Button ATtiny261-ESMZ Datasheet HTML 145Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 146Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 147Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 148Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 149Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 150Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 151Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 152Page - ATMEL Corporation ATtiny261-ESMZ Datasheet HTML 153Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 227 page
background image
149
7753C–AVR–07/09
ATtiny261/ATtiny461/ATtiny861
Figure 19-6. ADC Timing Diagram, Auto Triggered Conversion
Figure 19-7. ADC Timing Diagram, Free Running Conversion
19.6
Changing Channel or Reference Selection
The MUX5:0 and REFS2:0 bits in the ADMUX Register are single buffered through a temporary
register to which the CPU has random access. This ensures that the channels and reference
selection only takes place at a safe point during the conversion. The channel and reference
selection is continuously updated until a conversion is started. Once the conversion starts, the
channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Con-
tinuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in
ADCSRA is set).
Table 19-1.
ADC Conversion Time
Condition
Sample & Hold
(Cycles from Start of Conversion)
Total Conversion Time (Cycles)
First conversion
13.5
25
Normal conversions
1.5
13
Auto Triggered conversions
2
13.5
1
2
3
4
5
6
7
8
9
10
11
12
13
Sign and MSB of Result
LSB of Result
ADC Clock
Trigger
Source
ADIF
ADCH
ADCL
Cycle Number
12
One Conversion
Next Conversion
Conversion
Complete
Prescaler
Reset
ADATE
Prescaler
Reset
Sample &
Hold
MUX and REFS
Update
11
12
13
Sign and MSB of Result
LSB of Result
ADC Clock
ADSC
ADIF
ADCH
ADCL
Cycle Number
12
One Conversion
Next Conversion
34
Conversion
Complete
Sample & Hold
MUX and REFS
Update



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com