| 전자부품 데이터시트 검색엔진 |
|
ATmega328P 데이터시트(PDF) 231 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega328P 데이터시트(HTML) 231 Page - ATMEL Corporation |
|
231 / 448 page ![]() 231 8161D–AVR–10/09 ATmega48PA/88PA/168PA/328P Figure 21-13. Data Transfer in Master Receiver Mode A START condition is sent by writing the following value to TWCR: TWEN must be written to one to enable the 2-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be set to clear the TWINT Flag. The TWI will then test the 2-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been transmitted, the TWINT Flag is set by hard- ware, and the status code in TWSR will be 0x08 (See Table 21-2). In order to enter MR mode, SLA+R must be transmitted. This is done by writing SLA+R to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR: When SLA+R have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x38, 0x40, or 0x48. The appropriate action to be taken for each of these status codes is detailed in Table 21-3. Received data can be read from the TWDR Register when the TWINT Flag is set high by hardware. This scheme is repeated until the last byte has been received. After the last byte has been received, the MR should inform the ST by sending a NACK after the last received data byte. The transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR: A REPEATED START condition is generated by writing the following value to TWCR: After a repeated START condition (state 0x10) the 2-wire Serial Interface can access the same Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN – TWIE value 1 X1 0 X1 0 X TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN – TWIE value 1 X0 0 X1 0 X TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN – TWIE value 1 X0 1 X1 0 X TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN – TWIE value 1 X1 0 X1 0 X Device 1 MASTER RECEIVER Device 2 SLAVE TRANSMITTER Device 3 Device n SDA SCL ........ R1 R2 V CC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |