 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LH79524 데이터시트(PDF) 35 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LH79524 데이터시트(HTML) 35 Page - NXP Semiconductors |
|
|
35 / 64 page  System-on-Chip LH79524/LH79525 Preliminary data sheet Rev. 01 — 16 July 2007 35 NXP Semiconductors NOTES: 1. The timing relationship is specified as a cycle-based timing. Variations caused by clock jitter, power rail noise, and I/O conditioning will cause these timings to vary nominally. It is recommended that designers add a small margin to avoid possible corner-case conditions. 2. The Read Wait States register (SWAITRDx) must be set to a minimum value of 3. 3. For each rising clock edge (HCLK) that the assertion of nWAIT lags the assertion of nCSx, another read wait state (SWAITRDx) must be added to the minimum requirement. 4. nWAIT delay cycles are not added for all nWAIT assertions sampled prior to WST-3. These nWAIT assertions are ignored. 5. nWAIT delay cycles are added for all nWAIT assertions sampled from WST-3 until the de-assertion of nWAIT. nWAIT delay cycles are added once the wait state countdown has reached WST-1. 6. Once nWAIT is sampled high, the current memory transaction is queued to complete. 7. Since static and dynamic memory cannot be accessed at the same time, any prolonged access (either due to nWAIT or the Extended Wait Register) that causes an SDRAM refresh failure may cause SDRAM data to be lost. 8. Timing assumes Output Enable Delay register (SWAITOENx) is programmed to 0. Figure 11. nWAIT Read Sequence (SWAITRDx = 3) Table 16. nWAIT Read Sequence Parameter Definitions PARAMETER DESCRIPTION MIN. MAX. UNIT 1 tDA_nCS(x)_nWAIT Delay from nCS(x) assertion to nWAIT assertion 0 16,365 HCLK periods tDD_nWAIT_nCS(x) Delay from nWAIT deassertion to nCS(x) deassertion 4 HCLK periods tDD_nWAIT_nOE Delay from nWAIT deassertion to nOE deassertion 4 HCLK periods tA_nWAIT Assertion time of nWAIT 2 HCLK periods tDA_nCS(x)_nWAIT HCLK nCS(x) nOE nWAIT NOTES: SQ: nWAIT Sampled and Queued SI: nWAIT Sampled and Ignored tA_nWAIT SQ-4 SQ-3 SQ-2 SQ-1 SQ-0 tDD_nWAIT_nCS(x) tDD_nWAIT_nOE LH79525-133 WST-2 DELAY WST-3 DELAY WST-1 DELAY SQ-4 nWAIT DELAY SQ-3 nWAIT DELAY SQ-2 nWAIT DELAY SQ-1 nWAIT DELAY SQ-0 nWAIT DELAY WST-0 DELAY Transaction Sequence |
유사한 부품 번호 - LH79524 |
|
유사한 설명 - LH79524 |
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
