전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC18F4580-E/ML 데이터시트(PDF) 457 Page - Microchip Technology

부품명 PIC18F4580-E/ML
상세설명  28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4580-E/ML 데이터시트(HTML) 457 Page - Microchip Technology

Back Button PIC18F4580-E/ML Datasheet HTML 453Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 454Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 455Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 456Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 457Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 458Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 459Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 460Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 461Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 457 / 490 page
background image
© 2009 Microchip Technology Inc.
DS39637D-page 457
PIC18F2480/2580/4480/4580
FIGURE 28-22:
A/D CONVERSION TIMING
TABLE 28-25: A/D CONVERSION REQUIREMENTS
Param
No.
Symbol
Characteristic
Min
Max
Units
Conditions
130
TAD
A/D Clock Period
PIC18FXXXX
0.7
25.0(1)
μsTOSC based, VREF ≥ 3.0V
PIC18LFXXXX
1.4
25.0(1)
μsVDD = 2.0V;
TOSC based, VREF full range
PIC18FXXXX
—
1
μs
A/D RC mode
PIC18LFXXXX
—
3
μsVDD = 2.0V;
A/D RC mode
131
TCNV
Conversion Time
(not including acquisition time) (Note 2)
11
12
TAD
132
TACQ
Acquisition Time (Note 3)
1.4
—
μs-40°C to +85°C
135
TSWC
Switching Time from Convert
→ Sample
—
(Note 4)
—
136
TAMP
Amplifier Settling Time (Note 5)
1—
μs
This may be used if the “new” input
voltage has not changed by more
than 1 LSb (i.e., 5 mV @ 5.12V)
from the last sampled voltage (as
stated on CHOLD).
Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
2: ADRES register may be read on the following TCY cycle.
3: The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale
after the conversion (AVDD to AVSS or AVSS to AVDD). The source impedance (RS) on the input channels is
50
Ω.
4: On the following cycle of the device clock.
5: See Section 20.0 “10-Bit Analog-to-Digital Converter (A/D) Module” for minimum conditions when input
voltage has changed more than 1 LSb.
131
130
132
BSF ADCON0, GO
Q4
A/D CLK
A/D DATA
ADRES
ADIF
GO
SAMPLE
OLD_DATA
SAMPLING STOPPED
DONE
NEW_DATA
(Note 2)
98
7
2
1
0
Note 1:
If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction
to be executed.
2:
This is a minimal RC delay (typically 100 ns), which also disconnects the holding capacitor from the analog input.
. . .
. . .
TCY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com