전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT90PWM2 데이터시트(PDF) 293 Page - ATMEL Corporation

부품명 AT90PWM2
상세설명  8-bit Microcontroller with 8K Bytes In-System Programmable Flash
PDF  361 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90PWM2 데이터시트(HTML) 293 Page - ATMEL Corporation

Back Button AT90PWM2 Datasheet HTML 289Page - ATMEL Corporation AT90PWM2 Datasheet HTML 290Page - ATMEL Corporation AT90PWM2 Datasheet HTML 291Page - ATMEL Corporation AT90PWM2 Datasheet HTML 292Page - ATMEL Corporation AT90PWM2 Datasheet HTML 293Page - ATMEL Corporation AT90PWM2 Datasheet HTML 294Page - ATMEL Corporation AT90PWM2 Datasheet HTML 295Page - ATMEL Corporation AT90PWM2 Datasheet HTML 296Page - ATMEL Corporation AT90PWM2 Datasheet HTML 297Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 293 / 361 page
background image
293
4317J–AVR–08/10
AT90PWM2/3/2B/3B
Notes:
1.
tWLRH is valid for the Write Flash, Write EEPROM, Write Fuse bits and Write Lock bits
commands.
2.
tWLRH_CE is valid for the Chip Erase command.
25.9
Serial Downloading
Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-
put). After RESET is set low, the Programming Enable instruction needs to be executed first
before program/erase operations can be executed. NOTE, in Table 25-13 on page 284, the pin
mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal
SPI interface.
tXLPH
XTAL1 Low to PAGEL high
0
ns
tPLXH
PAGEL low to XTAL1 high
150
ns
tBVPH
BS1 Valid before PAGEL High
67
ns
tPHPL
PAGEL Pulse Width High
150
ns
tPLBX
BS1 Hold after PAGEL Low
67
ns
tWLBX
BS2/1 Hold after WR Low
67
ns
tPLWL
PAGEL Low to WR Low
67
ns
tBVWL
BS1 Valid to WR Low
67
ns
tWLWH
WR Pulse Width Low
150
ns
tWLRL
WR Low to RDY/BSY Low
0
1
μs
tWLRH
WR Low to RDY/BSY High
(1)
3.7
4.5
ms
tWLRH_CE
WR Low to RDY/BSY High for Chip Erase
(2)
7.5
9
ms
tXLOL
XTAL1 Low to OE Low
0
ns
tBVDV
BS1 Valid to DATA valid
0
250
ns
tOLDV
OE Low to DATA Valid
250
ns
tOHDZ
OE High to DATA Tri-stated
250
ns
Table 25-14. Parallel Programming Characteristics, V
CC = 5V ± 10% (Continued)
Symbol
Parameter
Min
Typ
Max
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com