전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC16F720-E/ML 데이터시트(PDF) 209 Page - Microchip Technology

부품명 PIC16F720-E/ML
상세설명  20-Pin Flash Microcontrollers with nanoWatt XLP Technology
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F720-E/ML 데이터시트(HTML) 209 Page - Microchip Technology

Back Button PIC16F720-E/ML Datasheet HTML 205Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 206Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 207Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 208Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 209Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 210Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 211Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 212Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 213Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 209 / 244 page
background image
 2010 Microchip Technology Inc.
DS41430A-page 209
PIC16F/LF720/721
FIGURE 23-19:
I2C™ BUS START/STOP BITS TIMING
TABLE 23-11: SPI MODE REQUIREMENTS
Param
No.
Symbol
Characteristic
Min.
Typ†
Max. Units
Conditions
SP70* TSSL2SCH,
TSSL2SCL
SS
 to SCK or SCK input
TCY
——ns
SP71* TSCH
SCK input high time (Slave mode)
TCY + 20
——ns
SP72* TSCL
SCK input low time (Slave mode)
TCY + 20
——ns
SP73* TDIV2SCH,
TDIV2SCL
Setup time of SDI data input to SCK edge
100
ns
SP74* TSCH2DIL,
TSCL2DIL
Hold time of SDI data input to SCK edge
100
ns
SP75* TDOR
SDO data output rise time
3.0-5.5V
10
25
ns
1.8-5.5V
25
50
ns
SP76* TDOF
SDO data output fall time
10
25
ns
SP77* TSSH2DOZSS
 to SDO output high-impedance
10
50
ns
SP78* TSCR
SCK output rise time
(Master mode)
3.0-5.5V
10
25
ns
1.8-5.5V
25
50
ns
SP79* TSCF
SCK output fall time (Master mode)
10
25
ns
SP80* TSCH2DOV,
TSCL2DOV
SDO data output valid after
SCK edge
3.0-5.5V
50
ns
1.8-5.5V
145
ns
SP81* TDOV2SCH,
TDOV2SCL
SDO data output setup to SCK edge
Tcy
ns
SP82* TSSL2DOV
SDO data output valid after SS
 edge
50
ns
SP83* TSCH2SSH,
TSCL2SSH
SS
after SCK edge
1.5TCY +
40
——ns
*
These parameters are characterized but not tested.
† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1:
Refer to Figure 23-2 for load conditions.
SP91
SP92
SP93
SCL
SDA
Start
Condition
Stop
Condition
SP90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com