PIC18F23K22-ESLASHML datasheet(115/496 Pages) MICROCHIP

115 / 496 page

 2010 Microchip Technology Inc.

Preliminary

DS41412C-page 115

PIC18(L)F2X/4XK22

9.4

INTCON Registers

The INTCON registers are readable and writable

registers, which contain various enable, priority and

flag bits.

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the global

enable bit. User software should ensure

the appropriate interrupt flag bits are clear

prior to enabling an interrupt. This feature

allows for software polling.

INTCON: INTERRUPT CONTROL REGISTER

R/W-0

R/W-x

GIE/GIEH

PEIE/GIEL

TMR0IE

INT0IE

RBIE

TMR0IF

INT0IF

RBIF

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

GIE/GIEH: Global Interrupt Enable bit

When IPEN = 0:

1 = Enables all unmasked interrupts

0 = Disables all interrupts including peripherals

When IPEN = 1:

1 = Enables all high priority interrupts

0 = Disables all interrupts including low priority

bit 6

PEIE/GIEL: Peripheral Interrupt Enable bit

When IPEN = 0:

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

When IPEN = 1:

1 = Enables all low priority interrupts

0 = Disables all low priority interrupts

bit 5

TMR0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 overflow interrupt

0 = Disables the TMR0 overflow interrupt

bit 4

INT0IE: INT0 External Interrupt Enable bit

1 = Enables the INT0 external interrupt

0 = Disables the INT0 external interrupt

bit 3

RBIE: Port B Interrupt-On-Change (IOCx) Interrupt Enable bit(2)

1 = Enables the IOCx port change interrupt

0 = Disables the IOCx port change interrupt

bit 2

TMR0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared by software)

0 = TMR0 register did not overflow

bit 1

INT0IF: INT0 External Interrupt Flag bit

1 = The INT0 external interrupt occurred (must be cleared by software)

0 = The INT0 external interrupt did not occur

bit 0

RBIF: Port B Interrupt-On-Change (IOCx) Interrupt Flag bit(1)

1 = At least one of the IOC<3:0> (RB<7:4>) pins changed state (must be cleared by software)

0 = None of the IOC<3:0> (RB<7:4>) pins have changed state

Note 1:

A mismatch condition will continue to set the RBIF bit. Reading PORTB will end the

mismatch condition and allow the bit to be cleared.

RB port change interrupts also require the individual pin IOCB enables.

PIC18F23K22-E/ML 데이터시트(PDF) 115 Page - Microchip Technology

PIC18F23K22-E/ML 데이터시트(HTML) 115 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL