전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ANSELA 데이터시트(PDF) 179 Page - Microchip Technology

부품명 ANSELA
상세설명  Digitally Enhanced Power Analog Controller with Integrated Synchronous Driver
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ANSELA 데이터시트(HTML) 179 Page - Microchip Technology

Back Button ANSELA Datasheet HTML 175Page - Microchip Technology ANSELA Datasheet HTML 176Page - Microchip Technology ANSELA Datasheet HTML 177Page - Microchip Technology ANSELA Datasheet HTML 178Page - Microchip Technology ANSELA Datasheet HTML 179Page - Microchip Technology ANSELA Datasheet HTML 180Page - Microchip Technology ANSELA Datasheet HTML 181Page - Microchip Technology ANSELA Datasheet HTML 182Page - Microchip Technology ANSELA Datasheet HTML 183Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 222 page
background image
 2013 Microchip Technology Inc.
DS22331A-page 179
MCP19111
27.5.13.3
Bus Collision During a Stop
Condition
Bus collision occurs during a Stop condition if:
a)
After the SDA pin has been deasserted and
allowed to float high, SDA is sampled low after
the BRG has timed out.
b)
After the SCL pin is deasserted, SCL is sampled
low before SDA goes high.
The Stop condition begins with SDA asserted low.
When SDA is sampled low, the SCL pin is allowed to
float. When the pin is sampled high (clock arbitration),
the Baud Rate Generator is loaded with SSPADD and
counts down to 0. After the BRG times out, SDA is
sampled. If SDA is sampled low, a bus collision has
occurred. This is due to another master attempting to
drive a data ‘0’ (Figure 27-30). If the SCL pin is sampled
low before SDA is allowed to float high, a bus collision
occurs. This is another case of another master
attempting to drive a data ‘0’ (Figure 27-31).
FIGURE 27-30:
BUS COLLISION DURING A STOP CONDITION (CASE 1)
FIGURE 27-31:
BUS COLLISION DURING A STOP CONDITION (CASE 2)
SDA
SCL
BCLIF
PEN
P
SSPIF
TBRG
TBRG
TBRG
SDA asserted low
SDA sampled
low after TBRG,
set BCLIF
’0’
’0’
SDA
SCL
BCLIF
PEN
P
SSPIF
TBRG
TBRG
TBRG
Assert SDA
SCL goes low before SDA goes high,
set BCLIF
’0’
’0’



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com