INTEDG datasheet(292/478 Pages) MICROCHIP

292 / 478 page

PIC16(L)F1946/47

DS41414D-page 292

 2010-2012 Microchip Technology Inc.

SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0/0

R/W-0/0

WCOL

SSPOV

SSPEN

CKP

SSPM<3:0>

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

HS = Bit is set by hardware

C = User cleared

bit 7

WCOL: Write Collision Detect bit

Master mode:

1 = A write to the SSPxBUF register was attempted while the I2C conditions were not valid for a transmission to

be started

0 = No collision

Slave mode:

1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6

SSPOV: Receive Overflow Indicator bit(1)

In SPI mode:

1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data

in SSPxSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPxBUF, even

if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new recep-

tion (and transmission) is initiated by writing to the SSPxBUF register (must be cleared in software).

0 = No overflow

In I2C mode:

1 = A byte is received while the SSPxBUF register is still holding the previous byte. SSPOV is a “don’t care” in

Transmit mode (must be cleared in software).

0 = No overflow

bit 5

SSPEN: Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output

In SPI mode:

1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as the source of the serial port pins(2)

0 = Disables serial port and configures these pins as I/O port pins

In I2C mode:

1 = Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins(3)

0 = Disables serial port and configures these pins as I/O port pins

bit 4

CKP: Clock Polarity Select bit

In SPI mode:

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I2C Slave mode:

SCLx release control

1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I2C Master mode:

Unused in this mode

INTEDG 데이터시트(PDF) 292 Page - Microchip Technology

INTEDG 데이터시트(HTML) 292 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL