INTEDG datasheet(345/478 Pages) MICROCHIP

345 / 478 page

 2010-2012 Microchip Technology Inc.

DS41414D-page 345

PIC16(L)F1946/47

27.5.3

AUTOMATIC POWER MODE

SWITCHING

As an LCD segment is electrically only a capacitor, cur-

rent is drawn only during the interval where the voltage

is switching. To minimize total device current, the LCD

internal reference ladder can be operated in a different

power mode for the transition portion of the duration.

This

controlled

the

LCDRL

(Register 27-7).

The LCDRL register allows switching between two

power modes, designated ‘A’ and ‘B’. ‘A’ Power mode

is active for a programmable time, beginning at the

time when the LCD segments transition. ‘B’ Power

mode is the remaining time before the segments or

commons change again. The LRLAT<2:0> bits select

how long, if any, that the ‘A’ Power mode is active.

Refer to Figure 27-4.

To implement this, the 5-bit prescaler used to divide

the 32 kHz clock down to the LCD controller’s 1 kHz

base rate is used to select the power mode.

FIGURE 27-4:

LCD INTERNAL REFERENCE LADDER POWER MODE SWITCHING DIAGRAM –

TYPE A

Single Segment Time

‘H00

‘H01

‘H02

‘H03

‘H04

‘H05

‘H06

‘H07

‘H0E

‘H0F

‘H00

‘H01

‘H3

Power Mode A

Power Mode B

Mode A

LRLAT<2:0>

32 kHz Clock

Ladder Power

Segment Clock

LRLAT<2:0>

Segment Data

Power Mode

COM0

SEG0

COM0-SEG0

Control

-V1

INTEDG 데이터시트(PDF) 345 Page - Microchip Technology

INTEDG 데이터시트(HTML) 345 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL