| 전자부품 데이터시트 검색엔진 |
|
ST7FLITE25F1B6 데이터시트(PDF) 162 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FLITE25F1B6 데이터시트(HTML) 162 Page - STMicroelectronics |
|
162 / 166 page ![]() Important notes ST7LITE20F2 ST7LITE25F2 ST7LITE29F2 162/166 Doc ID 8349 Rev 5 Concurrent interrupt context The symptom does not occur when the interrupts are handled normally, i.e. when: ● The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine. ● The interrupt request is cleared (flag reset or interrupt mask) within any interrupt routine. ● The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled. If these conditions are not met, the symptom can be avoided by implementing the following sequence: Perform SIM and RIM operation before and after resetting an active interrupt request Ex: SIM reset flag or interrupt mask RIM 16.6 Using PB4 as external interrupt PB4 cannot be used as an external interrupt in HALT mode because the port pin PB4 is not active in this mode. 16.7 Timebase 2 interrupt in slow mode Timebase 2 interrupt is not available in slow mode. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |