전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AM79C971VCW 데이터시트(PDF) 209 Page - Advanced Micro Devices

부품명 AM79C971VCW
상세설명  PCnet??FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C971VCW 데이터시트(HTML) 209 Page - Advanced Micro Devices

Back Button AM79C971VCW Datasheet HTML 205Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 206Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 207Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 208Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 209Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 210Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 211Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 212Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 213Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 209 / 265 page
background image
Am79C971
209
SWITCHING CHARACTERISTICS: GENERAL-PURPOSE SERIAL INTERFACE
Notes:
1. CLSN must be asserted for a continuous period of 110 ns or more. Assertion for less than 110 ns period may or may not result
in CLSN recognition.
2. RXCLK should meet jitter requirements of IEEE 802.3 specification.
3. CLSN assertion before 51.2
µs will be indicated as a normal collision. CLSN assertion after 51.2 µs will be considered as a
Late Receive Collision.
Parameter
Symbol
Parameter Name
Test Condition
Min
Max
Unit
Transmit Timing
tGPT1
TXCLK Period (802.3 compliant)
@ 1.5 V
99.99
100.01
ns
tGPT2
TXCLK HIGH Time
@ 2.0 V
40
60
ns
tGPT3
TXDAT and TXEN Delay from
↑
TXCLK
@ 1.5 V
0
70
ns
tGPT4
RXEN Setup before
↑ TXCLK (Last
Bit)
@ 1.5 V
210
ns
tGPT5
RXEN Hold after
↓ TXEN
@ 1.5 V
0
ns
tGPT6
CLSN Active Time to Trigger
Collision
@ 1.5 V (Note 1)
410
ns
tGPT7
CLSN Active to
↓ RXEN to Prevent
LCAR Assertion
@ 1.5 V
0
ns
tGPT8
CLSN Active to
↓ RXEN for SQE
Heartbeat window
@ 1.5 V
0
4.0
µs
tGPT9
CLSN Active to
↑ RXEN for Normal
Collision
@ 1.5 V
0
51.2
µs
Receive Timing
tGPR1
RXCLK Period
@ 1.5 V (Note 2)
80
120
ns
tGPR2
RXCLK HIGH Time
@ 2.0 V (Note 2)
30
80
ns
tGPR3
RXCLK LOW Time
@ 0.8 V (Note 2)
30
80
ns
tGPR4
RXDAT and RXEN Setup to
↑
RXCLK
@ 1.5 V
15
ns
tGPR5
RXDAT Hold after
↑ RXCLK
@ 1.5 V
15
ns
tGPR6
RXEN Hold after
↓ RXCLK
@ 1.5 V
0
ns
tGPR7
CLSN Active to First
↑ RXCLK
(Collision Recognition)
@ 1.5 V
0
ns
tGPR8
CLSN Active to
↑ RXCLK for
Address Type Designation Bit
@ 1.5 V (Note 3)
51.2
µs
tGPR9
CLSN Setup to Last
↑ RXCLK for
Collision Recognition
@ 1.5 V
210
ns
tGPR10
CLSN Active
@ 1.5 V
410
ns
tGPR11
CLSN Inactive Setup to First
↑
RXCLK
@ 1.5 V
300
ns
tGPR12
CLSN Inactive Hold to Last
↑ RXCLK @ 1.5 V
300
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com