STM32F215RG datasheet(127/173 Pages) STMICROELECTRONICS

127 / 173 page

STM32F21xxx

Electrical characteristics

Doc ID 17050 Rev 8

127/173

Synchronous waveforms and timings

Figure 57 through Figure 60 represent synchronous waveforms and Table 74 through

Table 76 provide the corresponding timings. The results shown in these tables are obtained

with the following FSMC configuration:

●

BurstAccessMode = FSMC_BurstAccessMode_Enable;

●

MemoryType = FSMC_MemoryType_CRAM;

●

WriteBurst = FSMC_WriteBurst_Enable;

●

CLKDivision = 1; (0 is not supported, see the STM32F20xxx/21xxx reference manual)

●

DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all timing tables, the THCLK is the HCLK clock period.

Figure 57.

Synchronous multiplexed NOR/PSRAM read timings

FSMC_CLK

FSMC_NEx

FSMC_NADV

FSMC_A[25:16]

FSMC_NOE

FSMC_AD[15:0]

AD[15:0]

FSMC_NWAIT

(WAITCFG = 1b, WAITPOL + 0b)

FSMC_NWAIT

(WAITCFG = 0b, WAITPOL + 0b)

tw(CLK)

Data latency = 0

BUSTURN = 0

td(CLKL-NExL)

td(CLKL-NExH)

td(CLKL-NADVL)

td(CLKL-AV)

td(CLKL-NADVH)

td(CLKL-AIV)

td(CLKH-NOEL)

td(CLKL-NOEH)

td(CLKL-ADV)

td(CLKL-ADIV)

tsu(ADV-CLKH)

th(CLKH-ADV)

tsu(ADV-CLKH)

th(CLKH-ADV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

ai14893h

STM32F215RG 데이터시트(PDF) 127 Page - STMicroelectronics

STM32F215RG 데이터시트(HTML) 127 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL