| 전자부품 데이터시트 검색엔진 |
|
DP83256 데이터시트(PDF) 119 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83256 데이터시트(HTML) 119 Page - National Semiconductor (TI) |
|
119 / 144 page ![]() 70 Electrical Characteristics (Continued) AC Characteristics for the Clock Interface Signals (Periods and Pulse Widths) Symbol Parameter Conditions Min Typ Max Units T2 LBC Period 80 ns T9 LBC Pulse Width High 35 45 ns T10 LBC Pulse Width Low 35 45 ns T25 LSC Pulse Width High 12 19 ns T26 LSC Pulse Width Low 21 28 ns T27 CLK16 Period MODE2CLKSEL e 064 ns T28 CLK16 Pulse Width MODE2CLKSEL e 027 32 37 ns (Note 1) T27 CLK16 Period MODE2CLKSEL e 132 ns T28 CLK16 Pulse Width MODE2CLKSEL e 111 16 21 ns (Note 1) T29 REF IN Pulse Width High 35 45 ns Note 1 This parameter is not tested but is assured by correlation with characterization data TLF11708 – 34 FIGURE 7-8 Clock Pulse Widths AC Characteristics for Port A Interface and Port B Interface The following signals are covered PHY Port A (AID AIP AIC ARD ARP ARC) and PHY Port B (BID BIP BIC BRD BRP BRC) Symbol Parameter Conditions Min Typ Max Units T30 LBC1 to Indicate Data Changes from 70 ns TRI-STATE to Valid Data T31 LBC1 to Indicate Data Changes from 70 ns Active to TRI-STATE T32 LBC1 to Indicate Data Sustain 9 ns T33 LBC1 to Valid Indicate Data 45 ns T34 Request Data to LBC1 Setup Time 15 ns T35 Request Data to LBC1 Hold Time 3 ns TLF11708 – 35 FIGURE 7-9 PHY Port Interface Timing 119 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |