| 전자부품 데이터시트 검색엔진 |
|
MB91F577CSPMC 데이터시트(PDF) 136 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB91F577CSPMC 데이터시트(HTML) 136 Page - Cypress Semiconductor |
|
136 / 163 page ![]() Document Number: 002-04725 Rev.*A Page 136 of 163 MB91570 Series Bit setting: ESCR: SCES = 0, ECCR: SCDE = 1 (TA: Recommended operating conditions, VCC5 = 5.0V±10%, VCCE = 5.0V±10%, VSS = AVSS = 0.0V) Parameter Symbol Pin name Conditions Value Unit Remarks Min Max Serial clock cycle time tSCYC SCK2,SCK3, SCK4,SCK5, SCK6,SCK7 – 5tCPP – ns Internal shift clock mode: CL=80pF+1 • TTL SCK ↑→ SOT delay time tSHOVI SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7 -50 +50 ns Valid SIN → SCK ↓setup time tIVSLI SCK2,SCK3,SCK4, SCK5,SCK6,SCK7, SIN2,SIN3, SIN4,SIN5, SIN6,SIN7 tCPP+80 – ns SCK ↓→ Valid SIN hold time tSLIXI 0 – ns SOT → SCK ↓ delay time tSOVLI SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7 3tCPP-70 – ns Notes: • CL is the load capacitance applied to pins during testing. • The maximum baud rate is limited by the internal operation clock used and other parameters. Refer to Hardware Manual for details. Internal shift clock mode 2.4V 2.4V 0.8V 0.8V SINx SOTx SCKx t SCYC t SLIXI t IVSLI V IL V IH V IL V IH 0.8V 2.4V 0.8V t SHOVI t SOVLI |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |