전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AT89C51CC03U-RDTIM 데이터시트(PDF) 139 Page - ATMEL Corporation

부품명 AT89C51CC03U-RDTIM
상세설명  Enhanced 8-bit MCU with CAN Controller and Flash Memory
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51CC03U-RDTIM 데이터시트(HTML) 139 Page - ATMEL Corporation

Back Button AT89C51CC03U-RDTIM Datasheet HTML 135Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 136Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 137Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 138Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 139Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 140Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 141Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 142Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 143Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 195 page
background image
139
AT89C51CC03
4182I–CAN–06/05
Reset Value = 0001 0100b
Not bit addressable
Serial Peripheral Status Register
and Control (SPSCR)
The Serial Peripheral Status Register contains flags to signal the following conditions:
•
Data transfer complete
•
Write collision
•
Inconsistent logic level on SS pin (mode fault error)
Table 93. SPSCR Register
SPSCR - Serial Peripheral Status and Control register (0D5H)
3CPOL
Clock Polarity
Cleared to have the SCK set to ’0’ in idle state.
Set to have the SCK set to ’1’ in idle state.
2CPHA
Clock Phase
Cleared to have the data sampled when the SCK leaves the idle
state (see CPOL).
Set to have the data sampled when the SCK returns to idle state (see
CPOL).
1
SPR1
SPR2 SPR1
SPR0 Serial Peripheral Rate
00
0
Invalid
00
1
FCLK PERIPH /4
01
0
FCLK PERIPH /8
01
1
FCLK PERIPH /16
10
0
FCLK PERIPH /32
10
1
FCLK PERIPH /64
11
0
FCLK PERIPH /128
1
1
1
Invalid
0
SPR0
Bit Number
Bit Mnemonic
Description
76
543
210
SPIF
-
OVR
MODF
SPTE
UARTM
SPTEIE
MODFIE
Bit
Number
Bit
Mnemonic Description
7SPIF
Serial Peripheral Data Transfer Flag
Cleared by hardware to indicate data transfer is in progress or has been
approved by a clearing sequence.
Set by hardware to indicate that the data transfer has been completed.
This bit is cleared when reading or writing SPDATA after reading SPSCR.
6-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5OVR
Overrun Error Flag
- Set by hardware when a byte is received whereas SPIF is set (the previous
received data is not overwritten).
- Cleared by hardware when reading SPSCR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com