 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM32F303VB 데이터시트(PDF) 105 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F303VB 데이터시트(HTML) 105 Page - STMicroelectronics |
|
|
105 / 148 page  tS(1) Sampling time fADC = 72 MHz 0.021 - 8.35 µs - 1.5 - 601.5 1/fADC TADCVREG_STUP(1) ADC Voltage Regulator Start-up time - - - 10 µs tCONV(1) Total conversion time (including sampling time) fADC = 72 MHz Resolution = 12 bits 0.19 - 8.52 µs Resolution = 12 bits 14 to 614 (tS for sampling + 12.5 for successive approximation) 1/fADC CMIR(1) Common Mode Input signal Range ADC differential mode (VSSA+VREF+)/2 -10% (VSSA+VREF+)/2 (VSSA+VREF+)/2 + 10% V 1. Data guaranteed by design. 2. VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package. Refer to Section 4: Pinouts and pin description for further details. Table 68. ADC characteristics (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
