| 전자부품 데이터시트 검색엔진 |
|
STM32L476ME 데이터시트(PDF) 181 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L476ME 데이터시트(HTML) 181 Page - STMicroelectronics |
|
181 / 232 page ![]() DocID025976 Rev 4 181/232 STM32L476xx Electrical characteristics 207 Figure 28. SPI timing diagram - slave mode and CPHA = 0 tv(SO) Data output valid time Slave mode 2.7 < VDD < 3.6 V Voltage Range 1 -12.5 19 ns Slave mode 1.71 < VDD < 3.6 V Voltage Range 1 -12.5 30 Slave mode 1.71 < VDD < 3.6 V Voltage Range 2 -12.5 33 - Slave mode 1.08 < VDDIO2 < 1.32 V(3) -25 62.5 tv(MO) Master mode - 2.5 12.5 th(SO) Data output hold time Slave mode 9 - - ns - Slave mode 1.08 < VDDIO2 < 1.32 V(3) 24 - - th(MO) Master mode 0 - - 1. Guaranteed by characterization results. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50 %. 3. SPI mapped on Port G. Table 83. SPI characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |