| 전자부품 데이터시트 검색엔진 |
|
OMAP3530ECUS72 데이터시트(PDF) 236 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OMAP3530ECUS72 데이터시트(HTML) 236 Page - Texas Instruments |
|
236 / 265 page ![]() OMAP3530, OMAP3525 SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013 www.ti.com Table 6-118. MMC/SD/SDIO Timing Requirements – SD Identification Mode(1) (2) (3) (continued) NO. PARAMETER 1.15 V 1.0 V UNIT MIN MAX MIN MAX HSSD3/SD3 tsu(CMDV-CLKIH) Setup time, mmc2_cmd valid before 1198.4 1198.4 ns mmc2_clk rising clock edge HSSD4/SD4 tsu(CLKIH-CMDIV) Hold time, mmc2_cmd valid after 1249.2 1249.2 ns mmc2_clk rising clock edge MMC/SD/SDIO Interface 3 HSSD3/SD3 tsu(CMDV-CLKIH) Setup time, mmc3_cmd valid before 1198.4 1198.4 ns mmc3_clk rising clock edge HSSD4/SD4 tsu(CLKIH-CMDIV) Hold time, mmc3_cmd valid after 1249.2 1249.2 ns mmc3_clk rising clock edge Table 6-119. MMC/SD/SDIO Switching Characteristics – SD Identification Mode(1) NO. PARAMETER 1.15 V 1.0 V UNIT MIN MAX MIN MAX SD Identification Mode 1 / 1/tc(clk) Frequency(2), mmcx_ clk (3) 0.4 0.4 MHz (HSSD1/SD1 ) HSSD2/SD2 tW(clkH) Typical pulse duration, output clk high X(4)*PO(5) X(4)*PO(5) ns HSSD2/SD2 tW(clkL) Typical pulse duration, output clk low Y(6)*PO(5) Y(6)*PO(5) ns tdc(clk) Duty cycle error, output clk 125 125 ns tj(clk) Jitter standard deviation(7), output clk 200 200 ps MMC/SD/SDIO Interface 1 (1.8 V IO) tc(clk) Rise time, output clk 10 10 ns tW(clkH) Fall time, output clk 10 10 ns tW(clkL) Rise time, output data 10 10 ns tdc(clk) Fall time, output data 10 10 ns HSSD5/SD5 td(CLKOH-CMD) Delay time, mmc1_clk rising clock edge to 6.3 2492.7 6.3 2492.7 ns mmc1_cmd transition MMC/SD/SDIO Interface 1 (3.0 V IO) tc(clk) Rise time, output clk 10 0 ns tW(clkH) Fall time, output clk 10 0 ns tW(clkL) Rise time, output data 10 10 ns tdc(clk) Fall time, output data 10 10 ns HSSD5/SD5 td(CLKOH-CMD) Delay time, mmc1_clk rising clock edge to 6.3 2492.7 6.3 2492.7 ns mmc1_cmd transition MMC/SD/SDIO Interface 2 tc(clk) Rise time, output clk 10 10 ns tW(clkH) Fall time, output clk 10 10 ns tW(clkL) Rise time, output data 10 10 ns tdc(clk) Fall time, output data 10 10 ns HSSD5/SD5 td(CLKOH-CMD) Delay time, mmc2_clk rising clock edge to 6.3 2492.7 6.3 2492.7 ns mmc2_cmd transition MMC/SD/SDIO Interface 3 tc(clk) Rise time, output clk 10 10 ns (1) Corresponding figures showing timing parameters are common with other interface modes (see SD and HS SD modes). (2) Related with the output clk maximum and minimum frequencies programmable in I/F module. (3) In mmcx_clk, 'x' is equal to 1, 2, or 3. (4) The X parameter is defined as shown in Table 6-120. (5) PO = output clk period in ns. (6) The Y parameter is defined as shown in Table 6-121. (7) The jitter probability density can be approximated by a Gaussian function. 236 TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: OMAP3530 OMAP3525 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |