ST72345C4 datasheet(141/247 Pages) STMICROELECTRONICS

141 / 247 page

ST72344xx, ST2345xx

On-chip peripherals

Doc ID 12321 Rev 6

141/247

after the falling edge occurs, during the sampling of the 16 samples, if one of the

samples numbered 3, 5 or 7 is detected as a “1”.

–

During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is

detected as a “1”.

●

Therefore, a valid Start bit must satisfy both the above conditions to prevent the Noise

Flag getting set.

●

Data bits: the noise flag (NF) is set during normal data bit reception if the following

condition occurs:

–

During the sampling of 16 samples, if all three samples numbered 8, 9 and 10 are

not the same. The majority of the 8th, 9th and 10th samples is considered as the

bit value.

Therefore, a valid Data bit must have samples 8, 9 and 10 at the same value to prevent the

Noise Flag getting set.

Figure 66.

Bit sampling in reception mode

11.5.5

Low-power modes

RDI LINE

Sample

clock

12345678910

11 12

sampled values

One bit time

6/16

7/16

Table 57.

Mode description

Mode

Description

Wait

No effect on SCI.

SCI interrupts cause the device to exit from Wait mode.

Halt

SCI registers are frozen.

In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.

ST72345C4 데이터시트(PDF) 141 Page - STMicroelectronics

ST72345C4 데이터시트(HTML) 141 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL