| 전자부품 데이터시트 검색엔진 |
|
ST72361AR4-Auto 데이터시트(PDF) 104 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72361AR4-Auto 데이터시트(HTML) 104 Page - STMicroelectronics |
|
104 / 279 page ![]() 16-bit timer ST72361xx-Auto 104/279 Doc ID 12468 Rev 3 Figure 47. Timer block diagram Figure 48. 16-bit read sequence: (from counter or alternate counter register) MCU-PERIPHERAL INTERFACE COUNTER ALTERNATE OUTPUT COMPARE REGISTER OUTPUT COMPARE EDGE DETECT OVERFLOW DETECT CIRCUIT 1/2 1/4 1/8 8-bit buffer ST7 INTERNAL BUS LATCH1 OCMP1 ICAP1 EXTCLK fCPU TIMER INTERRUPT ICF2 ICF1 TIMD 0 0 OCF2 OCF1 TOF PWM OC1E EXEDG IEDG2 CC0 CC1 OC2E OPM FOLV2 ICIE OLVL1 IEDG1 OLVL2 FOLV1 OCIE TOIE ICAP2 LATCH2 OCMP2 8 8 8 low 16 8 high 16 16 16 16 (Control Register 1) CR1 (Control Register 2) CR2 (Control/Status Register) 6 16 8 8 8 8 8 8 EXEDG TIMER INTERNAL BUS CIRCUIT1 EDGE DETECT CIRCUIT2 CIRCUIT 1 OUTPUT COMPARE REGISTER 2 INPUT CAPTURE REGISTER 1 INPUT CAPTURE REGISTER 2 CC[1:0] COUNTER pin pin pin pin pin REGISTER REGISTER Note: If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (See device Interrupt Vector Table) (See note) CSR is buffered Read At t0 Read Returns the buffered LS Byte value at t0 At t0 + t Other instructions Beginning of the sequence Sequence completed LS Byte LS Byte MS Byte |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |