전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72361AR4-Auto 데이터시트(PDF) 153 Page - STMicroelectronics

부품명 ST72361AR4-Auto
상세설명  Clock, reset and supply management
PDF  279 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361AR4-Auto 데이터시트(HTML) 153 Page - STMicroelectronics

Back Button ST72361AR4-Auto Datasheet HTML 149Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 150Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 151Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 152Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 153Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 154Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 155Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 156Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 157Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 279 page
background image
ST72361xx-Auto
Serial peripheral interface (SPI)
Doc ID 12468 Rev 3
153/279
Bit 4 = MSTR Master Mode
This bit is set and cleared by software. It is also cleared by hardware when, in master mode,
SS =0 (see Master mode fault (MODF)).
0: Slave mode
1: Master mode. The function of the SCK pin changes from an input to an output and
the functions of the MISO and MOSI pins are reversed.
Bit 3 = CPOL Clock Polarity
This bit is set and cleared by software. This bit determines the idle state of the serial Clock.
The CPOL bit affects both the master and slave modes.
0: SCK pin has a low level idle state
1: SCK pin has a high level idle state
Note:
If CPOL is changed at the communication byte boundaries, the SPI must be disabled by
resetting the SPE bit.
Bit 2 = CPHA Clock Phase
This bit is set and cleared by software.
0: The first clock transition is the first data capture edge.
1: The second clock transition is the first capture edge.
Note:
The slave must have the same CPOL and CPHA settings as the master.
Bits 1:0 = SPR[1:0] Serial Clock Frequency
These bits are set and cleared by software. Used with the SPR2 bit, they select the baud
rate of the SPI serial clock SCK output by the SPI in master mode.
Note:
These 2 bits have no effect in slave mode.
Table 58.
SPI master mode SCK frequency
14.8.2
Control/status register (SPICSR)
Read/ write (some bits Read Only)
Reset value: 0000 0000 (00h)
Bit 7 = SPIF Serial Peripheral Data Transfer Flag (Read only)
This bit is set by hardware when a transfer has been completed. An interrupt is generated if
Serial clock
SPR2
SPR1
SPR0
fCPU/4
1
0
0
fCPU/8
0
fCPU/16
1
fCPU/32
1
1
0
fCPU/64
0
fCPU/128
1
7
0
SPIF
WCOL
OVR
MODF
-
SOD
SSM
SSI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com