전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72361AR4-Auto 데이터시트(PDF) 186 Page - STMicroelectronics

부품명 ST72361AR4-Auto
상세설명  Clock, reset and supply management
PDF  279 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361AR4-Auto 데이터시트(HTML) 186 Page - STMicroelectronics

Back Button ST72361AR4-Auto Datasheet HTML 182Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 183Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 184Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 185Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 186Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 187Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 188Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 189Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 190Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 279 page
background image
LINSCI serial communication interface (LIN master/slave)
ST72361xx-Auto
186/279
Doc ID 12468 Rev 3
15.10.4
Control register 3 (SCICR3)
Read/ write
Reset value: 0000 0000 (00h)
Bit 7 = LDUM LIN Divider Update Method.
This bit is set and cleared by software and is also cleared by hardware (when RDRF = 1). It
is only used in LIN Slave mode. It determines how the LIN Divider can be updated by
software.
0: LDIV is updated as soon as LPR is written (if no auto synchronization update occurs
at the same time).
1: LDIV is updated at the next received character (when RDRF = 1) after a write to the
LPR register
Note:
If no write to LPR is performed between the setting of LDUM bit and the reception of the
next character, LDIV will be updated with the old value.
After LDUM has been set, it is possible to reset the LDUM bit by software. In this case, LDIV
can be modified by writing into LPR / LPFR registers.
Bits 6:5 = LINE, LSLV LIN Mode Enable Bits.
These bits configure the LIN mode:
The LIN master configuration enables:
The capability to send LIN synch breaks (13 low bits) using the SBK bit in the SCICR2
register.
The LIN slave configuration enables:
●
The LIN slave baud rate generator. The LIN Divider (LDIV) is then represented by the
LPR and LPFR registers. The LPR and LPFR registers are read/write accessible at the
address of the SCIBRR register and the address of the SCIETPR register
●
Management of LIN headers.
●
LIN synch break detection (11-bit dominant).
●
LIN wake-up method (see LHDM bit) instead of the normal SCI Wake-Up method.
●
Inhibition of break transmission capability (SBK has no effect)
●
LIN parity checking (in conjunction with the PCE bit)
7
0
LDUM
LINE
LSLV
LASE
LHDM
LHIE
LHDF
LSF
Table 66.
LIN mode configuration
LINE
LSLV
Meaning
0
x
LIN mode disabled
1
0
LIN Master Mode
1
LIN Slave Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com