ST72561AR7-Auto datasheet(276/324 Pages) STMICROELECTRONICS

276 / 324 page

Electrical characteristics

ST72561-Auto

276/324

Doc ID 12370 Rev 8

20.3.3

Auxiliary voltage detector (AVD) thresholds

Subject to general operating conditions for TA.

Figure 121. LVD startup behavior

Note:

When the LVD is enabled, the MCU reaches its authorized operating voltage from a reset

state. However, in some devices, the reset signal may be undefined until VDD is

approximately 2V. As a consequence, the I/Os may toggle when VDD is below this voltage.

Because Flash write access is impossible below this voltage, the Flash memory contents

will not be corrupted.

20.4

Supply current characteristics

The following current consumption specified for the ST7 functional operating modes over

temperature range does not take into account the clock source current consumption. To get

the total device consumption, the two current values must be added (except for HALT mode

for which the clock is stopped).

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIT+(AVD)

⇒0 AVDF flag toggle

threshold (VDD rise)

4.4(1)

Data based on characterization results, not tested in production.

4.6

4.9

VIT-(AVD)

⇒1 AVDF flag toggle

threshold (VDD fall)

4.2

4.4

4.65(1)

Vhys(AVD)

AVD voltage threshold

hysteresis

VIT+(AVD)-VIT-(AVD)

250

ΔVIT-

Voltage drop between AVD

flag set and LVD reset

activated

VIT-(AVD)-VIT-(LVD)

450

VIT+

LVD RESET

V D

Reset state

in this area

not defined

ST72561AR7-Auto 데이터시트(PDF) 276 Page - STMicroelectronics

ST72561AR7-Auto 데이터시트(HTML) 276 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL