STM32L432KC datasheet(124/149 Pages) STMICROELECTRONICS

124 / 149 page

Electrical characteristics

STM32L432KB STM3L432KC

124/149

DocID028798 Rev 2

Figure 22. 12-bit buffered / non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly

without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the

DAC_CR register.

3. Refer to Table 56: I/O static characteristics.

4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0393 reference manual for more details.

Table 68. DAC accuracy(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

DNL

Differential non

linearity (2)

DAC output buffer ON

±2

LSB

DAC output buffer OFF

±2

monotonicity

10 bits

guaranteed

INL

Integral non

linearity(3)

DAC output buffer ON

CL ≤ 50 pF, RL ≥ 5 kΩ

±4

DAC output buffer OFF

CL ≤ 50 pF, no RL

±4

Offset

Offset error at

code 0x800(3)

DAC output buffer ON

CL ≤ 50 pF, RL ≥ 5 kΩ

VREF+ = 3.6 V

±12

VREF+ = 1.8 V

±25

DAC output buffer OFF

CL ≤ 50 pF, no RL

±8

Offset1

Offset error at

code 0x001(4)

DAC output buffer OFF

CL ≤ 50 pF, no RL

±5

OffsetCal

Offset Error at

code 0x800

after calibration

DAC output buffer ON

CL ≤ 50 pF, RL ≥ 5 kΩ

VREF+ = 3.6 V

±5

VREF+ = 1.8 V

±7

STM32L432KC 데이터시트(PDF) 124 Page - STMicroelectronics

STM32L432KC 데이터시트(HTML) 124 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL