전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32L471VG 데이터시트(PDF) 169 Page - STMicroelectronics

부품명 STM32L471VG
상세설명  Batch acquisition mode
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L471VG 데이터시트(HTML) 169 Page - STMicroelectronics

Back Button STM32L471VG Datasheet HTML 165Page - STMicroelectronics STM32L471VG Datasheet HTML 166Page - STMicroelectronics STM32L471VG Datasheet HTML 167Page - STMicroelectronics STM32L471VG Datasheet HTML 168Page - STMicroelectronics STM32L471VG Datasheet HTML 169Page - STMicroelectronics STM32L471VG Datasheet HTML 170Page - STMicroelectronics STM32L471VG Datasheet HTML 171Page - STMicroelectronics STM32L471VG Datasheet HTML 172Page - STMicroelectronics STM32L471VG Datasheet HTML 173Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 218 page
background image
DocID027226 Rev 1
169/218
STM32L471xx
Electrical characteristics
199
6.3.24
DFSDM characteristics
Unless otherwise specified, the parameters given in Table 77 for DFSDM are derived from
tests performed under the ambient temperature, fAPB2 frequency and VDD supply voltage
conditions summarized in Table 22: General operating conditions.
•
Output speed is set to OSPEEDRy[1:0] = 10
•
Capacitive load C = 30 pF
•
Measurement points are done at CMOS levels: 0.5 ₓ VDD
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics (DFSDM_CKINy, DFSDM_DATINy, DFSDM_CKOUT for DFSDM).
Table 77. DFSDM characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fDFSDMCLK DFSDM clock
-
-
-
fSYSCLK
MHz
fCKIN
(1/TCKIN)
Input clock
frequency
SPI mode (SITP[1:0] = 01)
-
-
20
(fDFSDMCLK/4)
fCKOUT
Output clock
frequency
--
-
20
MHz
DuCyCKOUT
Output clock
frequency
duty cycle
-45
50
55
%
twh(CKIN)
twl(CKIN)
Input clock
high and low
time
SPI mode (SITP[1:0] = 01),
External clock mode
(SPICKSEL[1:0] = 0)
TCKIN/2-0.5 TCKIN/2
-
ns
tsu
Data input
setup time
SPI mode (SITP[1:0]=01),
External clock mode
(SPICKSEL[1:0] = 0)
0-
-
th
Data input
hold time
SPI mode (SITP[1:0]=01),
External clock mode
(SPICKSEL[1:0] = 0)
2-
-
TManchester
Manchester
data period
(recovered
clock period)
Manchester mode (SITP[1:0]
= 10 or 11),
Internal clock mode
(SPICKSEL[1:0] ≠ 0)
(CKOUT
DIV+1)
ₓ
TDFSDMCLK
-
(2
ₓ CKOUTDIV)
ₓ TDFSDMCLK
1. Data based on characterization results, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com