TMS320VC5471GHKA datasheet(61/97 Pages) TI

61 / 97 page

Electrical Specifications

June 2001 – Revised December 2002

SPRS180C

6.6

Memory and Parallel I/O Interface Timing

6.6.1 Memory Read

Table 6–6 and Table 6–7 assume testing over recommended operating conditions with DSP_MSTRB = 0 and

H = 0.5tc(CO) (see Figure 6–4).

Table 6–6. Memory Read Timing Requirements†

MIN

MAX

UNIT

ta(A)M

Access time, read data access from address valid

2H–15‡

ta(MSTRBL)

Access time, read data access from DSP_MSTRB low

2H–15‡

tsu(D)R

Setup time, read data before DSP_CLKOUT low

th(D)R

Hold time, read data after DSP_CLKOUT low

th(A-D)R

Hold time, read data after address invalid

th(D)MSTRBH Hold time, read data after DSP_MSTRB high

† Address, DSP_PS, and DSP_DS timings are all included in timings referenced as address.

‡ This access timing reflects a zero wait-state timing.

Table 6–7. Memory Read Switching Characteristics†

PARAMETER

MIN

MAX

UNIT

td(CLKL-A)

Delay time, DSP_CLKOUT low to address valid§

1.5

11.5

td(CLKH-A)

Delay time, DSP_CLKOUT high (transition) to address valid¶

1.5

11.5

td(CLKL-MSL)

Delay time, DSP_CLKOUT low to DSP_MSTRB low

1.5

11.5

td(CLKL-MSH)

Delay time, DSP_CLKOUT low to DSP_MSTRB high

1.5

11.5

th(CLKL-A)R

Hold time, address valid after DSP_CLKOUT low§

1.5

11.5

th(CLKH-A)R

Hold time, address valid after DSP_CLKOUT high¶

1.5

11.5

† Address, DSP_PS, and DSP_DS timings are all included in timings referenced as address.

§ In the case of a memory read preceded by a memory read

¶ In the case of a memory read preceded by a memory write

TMS320VC5471GHKA 데이터시트(PDF) 61 Page - Texas Instruments

TMS320VC5471GHKA 데이터시트(HTML) 61 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

데이터시트 다운로드

링크 URL