전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS950410 데이터시트(PDF) 3 Page - Integrated Circuit Systems

부품명 ICS950410
상세설명  AMD - K System Clock Chip
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS950410 데이터시트(HTML) 3 Page - Integrated Circuit Systems

  ICS950410 Datasheet HTML 1Page - Integrated Circuit Systems ICS950410 Datasheet HTML 2Page - Integrated Circuit Systems ICS950410 Datasheet HTML 3Page - Integrated Circuit Systems ICS950410 Datasheet HTML 4Page - Integrated Circuit Systems ICS950410 Datasheet HTML 5Page - Integrated Circuit Systems ICS950410 Datasheet HTML 6Page - Integrated Circuit Systems ICS950410 Datasheet HTML 7Page - Integrated Circuit Systems ICS950410 Datasheet HTML 8Page - Integrated Circuit Systems ICS950410 Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
3
ICS950410
Advance Information
0888—04/06/04
General Description
The ICS950410 is a main system clock solution for desktop designs using the AMD K8 CPU. It provides all necessary
clock signals for Clawhammer and Sledgehammer with AMD, VIA or ALI systems.
The ICS950410 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This
part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the
use of a serially programmable I
2C interface, this device can adjust the output clocks by configuring the frequency
setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and
enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to
0.1MHz increment.
Power Groups
VDD
GND
2
5
Xtal, POR
9
10
PCICLK, HTTCLK O/p
16,19
15,20
PCICLK Outputs
29
27,30,33
48 MHz, Fix Analog
35,38
34,39
CPU Outputs
43
42
Analog, CPU PLL, MCLK
46
47
REF, Digital Core
Pin Number
Description
Block Diagram
PLL2
PLL1
Spread
Spectrum
PCICLK (7:0, 10)
CPUCLKT (2:0)
CPUCLKC (2:0)
X1
X2
XTAL
OSC
CPU
DIVDER
PCI
DIVDER
HTT
DIVDER
SDATA
SCLK
PD#
FS (3:0)
SEL24_48#
Turbo#
MODE (A,B)
Control
Logic
REF (1:0)
48MHz
24_48MHz
/ 2
PCICLK(11,9,8)/HTTCLK (3:1)
HTTCLK0
Config.
Reg.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com