| 전자부품 데이터시트 검색엔진 |
|
ADUCM310 데이터시트(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADUCM310 데이터시트(HTML) 17 Page - Analog Devices |
|
17 / 28 page ![]() ADuCM310 Data Sheet Rev. B Page 16 of 27 Table 7. SPI Slave Mode Timing (Phase Mode = 0) Parameter Description Min Typ Max Unit tCS0/tCS1 CS0/CS1 to SCLKx edge 10 ns tCSM CS0/CS1 high time between active periods SCLKx ns tSL SCLKx low pulse width (SPIxDIV1 + 1) × tHCLK2 ns tSH SCLKx high pulse width (SPIxDIV1 + 1) × tHCLK2 ns tDAV Data output valid after SCLKx edge 20 ns tDSU Data input setup time before SCLKx edge 10 ns tDHD Data input hold time after SCLKx edge 10 ns tDF Data output fall time 25 ns tDR Data output rise time 25 ns tSR SCLKx rise time 1 ns tSF SCLKx fall time 1 ns tDOCS Data output valid after CS0/CS1 edge 20 ns tSFS CS0/CS1 high after SCLKx edge 10 ns 1 For SPI0, x is 0, and for SPI1, x is 1 2 tHCLK is the divided system clock, UCLK/CLKCON1[2:0]. SCLKx (POLARITY = 0) SCLKx (POLARITY = 1) tSH tSL tSR tSF tSFS MISOx MOSIx MSB IN BIT 6 TO BIT 1 LSB IN tDHD tDSU MSB BIT 6 TO BIT 1 LSB tDOCS tDAV tDR tDF tCS0/tCS1 CS0/CS1 tCSM Figure 6. SPI Slave Mode Timing (Phase Mode = 0) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |