FDMF5821 datasheet(12/26 Pages) ONSEMI

12 / 26 page

www.onsemi.com

FDMF5821 • Rev. 1.0

Functional Description

The SPS FDMF5821 is a driver-plus-MOSFET module

optimized for the synchronous buck converter topology.

A PWM input signal is required to properly drive the

high-side and the low-side MOSFETs. The part is

capable of driving speed up to 1.5 MHz.

Power-On Reset (POR)

The PWM input stage should incorporate a POR feature

to ensure both LDRV and HDRV are forced inactive

(LDRV = HDRV = 0) until UVLO > ~ 3.8 V (rising

threshold). After all gate drive blocks are fully powered

on and have finished the startup sequence, the internal

driver IC EN_PWM signal is released HIGH, enabling

the driver outputs. Once the driver POR has finished

(<20 µs maximum), the driver follows the state of the

PWM signal (it is assumed that at startup the controller

is either in a high-impedance state or forcing the PWM

signal to be within the driver 3-state window).

Three conditions below must be supported for normal

startup / power-up.

 V

CC rises to 5 V, then EN goes HIGH;

 EN pin is tied to the VCC pin;

 EN is commanded HIGH prior to 5 V V

CC reaching

the UVLO rising threshold.

The POR method is to increase the VCC over than UVLO

> rising threshold and EN = HIGH.

Under-Voltage Lockout (UVLO)

UVLO is performed on VCC only, not on PVCC or VIN.

When the EN is set HIGH and VCC is rising over the

UVLO threshold level (3.8 V), the part starts switching

operation after a maximum 20 µs POR delay. The delay

is implemented to ensure the internal circuitry is biased,

stable, and ready to operate. Two VCC pins are

provided: PVCC and VCC. The gate driver circuitry is

powered from the PVCC rail. The user connects PVCC

to VCC through a low-pass R-C filter. This provides a

filtered 5 V bias to the analog circuitry on the IC.

Driver

State

3.8

3.4

VCC [V]

Disable

Enable

* EN pin keeps HIGH

Figure 26.

UVLO on VCC

EN / FAULT# (Enable / Fault Flag)

The driver can be disabled by pulling the EN / FAULT#

pin LOW (EN < VIL_EN), which holds both GL and GH

LOW regardless of the PWM input state. The driver can

be enabled by raising the EN / FAULT# pin voltage

HIGH (EN > VIH_EN). The driver IC has less than 3 µA

shutdown current when it is disabled. Once the driver is

re-enabled, it takes a maximum of 20 µs startup time.

EN / FAULT# pin is an open-drain output for fault flag

with an internal 250 k

Ω pull-down resistor. Logic HIGH

signal from PWM controller or a ~ 10 k

Ω external pull-up

resistor from EN / FAULT# pin to VCC is required to

start driver operation.

Table 1.

UVLO and Enable Logic

UVLO

Driver State

Disabled (GH & GL = 0)

Enabled (see Table 2)

Open

Disabled (GH & GL = 0)

The EN / FAULT# pin has two functions: enabling /

disabling driver and fault flag. The fault flag signal is

active LOW. When the driver detects a fault condition

during operation, it turns on the open-drain on the EN /

FAULT# pin and the pin voltage is pulled LOW. The

fault conditions are:

 High-side MOSFET false turn-on or VIN ~ SW short

during low-side MOSFET turn on;

 P-THDN by exceeding 1.5 V on TMON pin.

When the driver detects a fault condition and disables

itself, a POR event on VCC is required to restart the

driver operation.

3-State PWM Input

The FDMF5821 incorporates a 3-state 5 V PWM input

gate drive design. The 3-state gate drive has both logic

HIGH and LOW levels, along with a 3-state shutdown

window. When the PWM input signal enters and

remains within the 3-state window for a defined hold-off

time (tD_HOLD-OFF), both GL and GH are pulled LOW. This

feature enables the gate drive to shut down both the

high-side and the low-side MOSFETs to support

features such as phase shedding, a common feature on

multi-phase voltage regulators.

Table 2.

EN / PWM / 3-State / ZCD# Logic States

PWM

ZCD#

3-State

1 (IL > 0), 0 (IL < 0)

FDMF5821 데이터시트(PDF) 12 Page - ON Semiconductor

FDMF5821 데이터시트(HTML) 12 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

데이터시트 다운로드

링크 URL