| 전자부품 데이터시트 검색엔진 |
|
FDMF6705V 데이터시트(PDF) 3 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
FDMF6705V 데이터시트(HTML) 3 Page - ON Semiconductor |
|
3 / 19 page ![]() © 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FDMF6705V • Rev. 1.0.2 2 Typical Application Circuit Figure 1. Typical Application Circuit DrMOS Block Diagram Figure 2. DrMOS Block Diagram SMOD# PWM VCIN VDRV VIN PGND PHASE GH DBoot BOOT GL CGND DISB# THWN# Q1 HS Power MOSFET Input 3-State Logic RUP_PWM VCIN VCIN VCC UVLO GH Logic Level Shift Dead-Time Control Temp. Sense 30k Ω 30k Ω GL Logic 10µA 10µA RDN_PWM Q2 LS Power MOSFET VSWH VIN UVLO 5V LDO VCIN SMOD# PWM VCIN VDRV LOUT COUT CVIN VIN PGND VSWH PHASE HDRV CGND DBoot BOOT Control LDRV CGND DISB # THWN# VDRV =8V to15 V VIN =3V to15V Q2 Q1 5V Linear Reg. Temp Sense C VDRV CVCI PWM Control VCIN Enable Disabled ON OFF VOUT VCIN |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |