 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SLG46535 데이터시트(PDF) 21 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46535 데이터시트(HTML) 21 Page - Dialog Semiconductor |
|
|
21 / 185 page  SLG46535_DS_106 Page 20 of 184 SLG46535 5.8 I2C Specifications 5.9 Asynchronous State Machine (ASM) Specifications IVDD Maximum Average or DC Current Through VDD Pin (Per chip side, see Note 2) TJ = 85°C -- -- 45 mA TJ = 110°C -- -- 22 mA IGND Maximum Average or DC Current Through GND Pin (Per chip side, see Note 2) TJ = 85°C -- -- 86 mA TJ = 110°C -- -- 41 mA Note 1: DC or average current through any pin should not exceed value given in Absolute Maximum Conditions. Note 2: The GreenPAK’s power rails are divided in two sides. Pins 2, 3, 4, 5, 6, 7 and 8 are connected to one side, pins 10, 12, 13 and 14 to another. Symbol Parameter Condition/Note Min. Typ. Max. Unit FSCL Clock Frequency, SCL VDD = (1.71...5.5) V -- -- 400 kHz tLOW Clock Pulse Width Low VDD = (1.71...5.5) V 1300 ns tHIGH Clock Pulse Width High VDD = (1.71...5.5) V 600 -- -- ns tI Input Filter Spike Suppression (SCL, SDA) VDD = 1.8 V ± 5 % -- -- 95 ns VDD = 3.3 V ± 10% 95 VDD = 5.0 V ± 10 % 111 tAA Clock Low to Data Out Valid VDD = (1.71...5.5) V -- -- 900 ns tBUF Bus Free Time between Stop and Start VDD = (1.71...5.5) V 1300 -- -- ns tHD_STA Start Hold Time VDD = (1.71...5.5) V 600 -- -- ns tSU_STA Start Set-up Time VDD = (1.71...5.5) V 600 -- -- ns tHD_DAT Data Hold Time VDD = (1.71...5.5) V 0 -- -- ns tSU_DAT Data Set-up Time VDD = (1.71...5.5) V 100 -- -- ns tR Inputs Rise Time VDD = (1.71...5.5) V -- -- 300 ns tF Inputs Fall Time VDD = (1.71...5.5) V -- -- 300 ns tSU_STO Stop Set-up Time VDD = (1.71...5.5) V 600 -- -- ns tDH Data Out Hold Time VDD = (1.71...5.5) V 50 -- -- ns Symbol Parameter Condition/Note Min. Typ. Max. Unit tst_out_delay Asynchronous State Machine Output Delay Time VDD = 1.8 V ± 5 % 225 -- 275 ns VDD = 3.3 V ± 10% 95 118 VDD = 5.0 V ± 10 % 67 -- 77 tst_out Asynchronous State Machine Output Transition Time VDD = 1.8 V ± 5 % -- -- 165 ns VDD = 3.3 V ± 10% 70 VDD = 5.0 V ± 10 % -- 46 tst_pulse Asynchronous State Machine Input Pulse Acceptance Time VDD = 1.8 V ± 5 % 29 -- -- ns VDD = 3.3 V ± 10% 14 VDD = 5.0 V ± 10 % 9.2 -- Symbol Parameter Condition/Note Min. Typ. Max. Unit |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
