HT45F5R datasheet(20/138 Pages) HOLTEK

20 / 138 page

Rev. 1.10

�0

De�e��e� 1�� 01�

Rev. 1.10

�1

De�e��e� 1�� 01�

HT45F5R

Charger ASSP Flash MCU

HT45F5R

Charger ASSP Flash MCU

System Architecture

Akeyfactorinthehigh-performancefeaturesoftheHoltekrangeofmicrocontrollersisattributed

totheirinternalsystemarchitecture.Thedevicetakesadvantageoftheusualfeaturesfoundwithin

RISCmicrocontrollersprovidingincreasedspeedofoperationandPeriodicperformance.The

pipeliningschemeisimplementedinsuchawaythatinstructionfetchingandinstructionexecution

areoverlapped,henceinstructionsareeffectivelyexecutedinonecycle,withtheexceptionofbranch

orcallinstructions.An8-bitwideALUisusedinpracticallyallinstructionsetoperations,which

carriesoutarithmeticoperations,logicoperations,rotation,increment,decrement,branchdecisions,

etc.TheinternaldatapathissimplifiedbymovingdatathroughtheAccumulatorandtheALU.

CertaininternalregistersareimplementedintheDataMemoryandcanbedirectlyorindirectly

addressed.Thesimpleaddressingmethodsoftheseregistersalongwithadditionalarchitectural

featuresensurethataminimumofexternalcomponentsisrequiredtoprovideafunctionalI/Oand

A/Dcontrolsystemwithmaximumreliabilityandflexibility.Thismakesthedevicesuitableforlow-

cost,high-volumeproductionforcontrollerapplications

Clocking and Pipelining

Themainsystemclock,derivedfromeitheraHIRCorLIRCoscillatorissubdividedintofour

internallygeneratednon-overlappingclocks,T1~T4.TheProgramCounterisincrementedatthe

beginningoftheT1clockduringwhichtimeanewinstructionisfetched.TheremainingT2~T4

clockscarryoutthedecodingandexecutionfunctions.Inthisway,oneT1~T4clockcycleforms

oneinstructioncycle.Althoughthefetchingandexecutionofinstructionstakesplaceinconsecutive

instructioncycles,thepipeliningstructureofthemicrocontrollerensuresthatinstructionsare

effectivelyexecutedinoneinstructioncycle.Theexceptiontothisareinstructionswherethe

contentsoftheProgramCounterarechanged,suchassubroutinecallsorjumps,inwhichcasethe

instructionwilltakeonemoreinstructioncycletoexecute.

Fet�h Inst. (PC+�)

Exe�ute Inst. (PC+1)

Os�illato� Clo�k

(Syste� Clo�k)

Phase Clo�k T1

Phase Clo�k T�

Phase Clo�k T4

P�og�a� Counte�

Pipelining

PC+1

PC+�

Fet�h Inst. (PC+1)

Exe�ute Inst. (PC)

Exe�ute Inst. (PC-1)

Fet�h Inst. (PC)

System Clock and Pipelining

HT45F5R 데이터시트(PDF) 20 Page - Holtek Semiconductor Inc

HT45F5R 데이터시트(HTML) 20 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL