전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AM29DS323D 데이터시트(PDF) 45 Page - Advanced Micro Devices

부품명 AM29DS323D
상세설명  32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation Flash Memory
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29DS323D 데이터시트(HTML) 45 Page - Advanced Micro Devices

Back Button AM29DS323D Datasheet HTML 41Page - Advanced Micro Devices AM29DS323D Datasheet HTML 42Page - Advanced Micro Devices AM29DS323D Datasheet HTML 43Page - Advanced Micro Devices AM29DS323D Datasheet HTML 44Page - Advanced Micro Devices AM29DS323D Datasheet HTML 45Page - Advanced Micro Devices AM29DS323D Datasheet HTML 46Page - Advanced Micro Devices AM29DS323D Datasheet HTML 47Page - Advanced Micro Devices AM29DS323D Datasheet HTML 48Page - Advanced Micro Devices AM29DS323D Datasheet HTML 49Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 54 page
background image
44
Am29DS323D
P R E L I M I NARY
AC CHARACTERISTICS
Data Polling and Toggle Bit
Notes:
1. Not 100% tested.
See Figure 11 and Table 16 for test specifications.
Parameter
Description
Test Setup
All Speed
Options
JEDEC
Std
Unit
t
AVAV
t
RC
Read Cycle Time (Note 1)
Min
200
ns
t
AVQV
t
ACC
Address to Output Delay
CE#, OE# = V
IL
Max
200
ns
t
ELQV
t
CE
Chip Enable to Output Delay
OE# = V
IL
Max
200
ns
t
GLQV
t
OE
Output Enable to Output Delay
Max
50
ns
t
EHQZ
t
DF
Chip Enable to Output High Z (Note 1)
Max
16
ns
t
GHQZ
t
DF
Output Enable to Output High Z (Note 1)
Max
16
ns
t
AXQX
t
OH
Output Hold Time From Addresses, CE# or OE#,
Whichever Occurs First
Min
0
ns
t
OEH
Output Enable Hold
Time (Note 1)
Data Polling
and Toggle Bit
Min
10
ns
WE#
CE#
OE#
High Z
tOE
High Z
DQ7
DQ0–DQ6
RY/BY#
tBUSY
Complement
True
Addresses
VA
tOEH
tCE
tCH
tOH
tDF
VA
VA
Status Data
Complement
Status Data
True
Valid Data
Valid Data
tACC
tRC
Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data
read cycle.
Figure 21.
Data# Polling Timings (During Embedded Algorithms)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com