전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP112BIDRLR 데이터시트(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
부품명 TMP112BIDRLR
상세설명  High-Accuracy, Low-Power, Digital Temperature Sensors With SMBus and Two-Wire Serial Interface in SOT563
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TMP112BIDRLR 데이터시트(HTML) 6 Page - Texas Instruments

Back Button TMP112BIDRLR Datasheet HTML 2Page - Texas Instruments TMP112BIDRLR Datasheet HTML 3Page - Texas Instruments TMP112BIDRLR Datasheet HTML 4Page - Texas Instruments TMP112BIDRLR Datasheet HTML 5Page - Texas Instruments TMP112BIDRLR Datasheet HTML 6Page - Texas Instruments TMP112BIDRLR Datasheet HTML 7Page - Texas Instruments TMP112BIDRLR Datasheet HTML 8Page - Texas Instruments TMP112BIDRLR Datasheet HTML 9Page - Texas Instruments TMP112BIDRLR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
6
TMP112
SBOS473F – MARCH 2009 – REVISED FEBRUARY 2018
www.ti.com
Product Folder Links: TMP112
Submit Documentation Feedback
Copyright © 2009–2018, Texas Instruments Incorporated
6.6 Timing Requirements
See the Two-Wire Timing Diagrams section for timing diagrams.
FAST MODE
HIGH-SPEED
MODE
UNIT
MIN
MAX
MIN
MAX
ƒ(SCL)
SCL operating frequency
V+
0.001
0.4
0.001
2.85
MHz
t(BUF)
Bus-free time between STOP and START
condition
See Figure 10
600
160
ns
t(HDSTA)
Hold time after repeated START condition.
After this period, the first clock is generated.
600
160
ns
t(SUSTA)
repeated start condition setup time
600
160
ns
t(SUSTO)
STOP condition setup time
600
160
ns
t(HDDAT)
Data hold time
100
900
25
105
ns
t(SUDAT)
Data setup time
100
25
ns
t(LOW)
SCL-clock low period
V+ , see Figure 10
1300
210
ns
t(HIGH)
SCL-clock high period
See Figure 10
600
60
ns
tFD
Data fall time
See Figure 10
300
80
ns
tRD
Data rise time
See Figure 10
300
ns
SCLK
≤ 100 kHz, see Figure 10
1000
ns
tFC
Clock fall time
See Figure 10
300
40
ns
tRC
Clock rise time
See Figure 10
300
40
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com