| 전자부품 데이터시트 검색엔진 |
|
LTC4212CMS 데이터시트(PDF) 18 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC4212CMS 데이터시트(HTML) 18 Page - Linear Technology |
|
18 / 24 page ![]() 18 LTC4212 4212f OPERATIO Figure 4. Power-Up with Overcurrent, Slow Comparator Trips the Circuit Breaker VCC VCC ON VREF 2.34V VREF TIMER GATE DC/DC CONVERTER OUTPUT VCC – VSENSE FAULT PGT PGI PGF 4212 F04 12 3 4 5 6 7 8 9 10 11 13 12 1415 16 POWER GOOD TIMER ENABLED (CPGT) 0.95V 0.65V 2ND TIMING CYCLE (CTIMER) 1ST TIMING CYCLE (CTIMER) 1ST TIMING CYCLE (CTIMER) SOFT-START ACTIVE VREF VCC – VSENSE = 50mV > 50mV, >18 µs It consists of the time the FAULT pin takes to discharge CAUTO (Time Points 9 to 10), the 120µs needed to reset the circuit breaker (Time Points 9 to 11), the time it takes the pull-up resistor at the ON pin to charge CAUTO above 1.316V (Time Points 11 to 12) and the elapsed time before the external N-channel starts to conduct during the second timing cycle (Time Points 12 to 16). Sense Resistor Considerations The fault current level at which the LTC4212’s internal electronic circuit breaker trips is determined by a sense resistor connected between the LTC4212’s VCC and SENSE pins and two separate trip points. The first trip point is set |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |