전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

LM12434CIWM 데이터시트(PDF) 63 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 LM12434CIWM
상세설명  Sign Data Acquisition System with Serial I/O and Self-Calibration
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM12434CIWM 데이터시트(HTML) 63 Page - National Semiconductor (TI)

Back Button LM12434CIWM Datasheet HTML 59Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 60Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 61Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 62Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 63Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 64Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 65Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 66Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 67Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 80 page
background image
70 Digital Interface (Continued)
Burst read cycle
A burst read cycle starts the same way
as a single read cycle but the B bit in the command packet
is set to one indicating a burst read cycle After the first 16
bits of data carrying the command packet is written to the
DAS the DAS begins to send out the data words from the
addressed register on the DR line repeatedly Each data
word is preceded by an FSR pulse for synchronization To
terminate a burst read cycle the processor does a dummy
read from the configuration register during the last
data word This dummy read should be started so that its
FSR pulse occurs during the 15th to 17th SCLK cycle of the
last data word as shown in
Figure 15c The dummy read
terminates the burst read cycle and shifts out the contents
of the configuration register on the DR line This data can be
discarded After transfer of the last data bit from the config-
uration register the DAS is ready for a new communication
cycle to begin
TLH11879 – 47
(a) Write Cycle
TLH11879 – 48
(b) Read Cycle
FIGURE 15 Timing Diagram for LM12434 and LM12 L 438 TMS320 Serial Interface Mode
63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com