| 전자부품 데이터시트 검색엔진 |
|
ST52T410 데이터시트(PDF) 78 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST52T410 데이터시트(HTML) 78 Page - STMicroelectronics |
|
78 / 84 page ![]() ST52T410/ST52T420/E420 78/84 11.9 Control Pin Characteristics 11.9.1 RESET pin. Subject to general operating conditions for VDD, fosc, and TA, unless otherwise specified 11.9.2 VPP pin. Subject to general operating conditions for VDD, fosc, and TA,unless otherwise specified. Notes: 1. Data is based on characterization results, not tested in production. 2. Hysteresis voltage between Schmitt trigger switching level. Based on characterization results not tested in production. 3. Data is based on design simulation and/or technology characteristics, not tested in production. 4. In working mode VPP must be tied to VSS Table 11.13 Reset pin Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage1) VDD= 5 V 0.8 V VIH Input high level voltage1) VDD= 5 V 2.2 Vhys Schmitt trigger voltage hysteresis2) VDD= 5 V 1.4 tw(RSTL)out General reset pulse duration 30 µS th(RSTL)int External reset pulse hold time 20 Table 11.14 VPP 4) pin Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage3) VSS 0.2 V VIH Input high level voltage3) VDD-0.1 12.6 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |