| 전자부품 데이터시트 검색엔진 |
|
VSC837UG 데이터시트(PDF) 7 Page - Vitesse Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
VSC837UG 데이터시트(HTML) 7 Page - Vitesse Semiconductor Corporation |
|
7 / 26 page ![]() VITESSE SEMICONDUCTOR CORPORATION Preliminary Data Sheet VSC837 3.2Gb/s 68x68 Crosspoint Switch G52309-0, Rev 3.0 Page 7 02/16/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Figure 4: Serial Mode (leave ALE_SCN pin LOW during programming) Figure 5: Serial Read-Back INCHAN0_SDIN O6 O5 O4 O3 O2 O1 O0 I6 I5 I4 I3 O6 O5 O4 O3 I2 I1 I0 INCHAN1_SCLK SDOUT LOAD CSB CONFIG SERIAL O(n) = Output Address Bit (n), I(n) = Input Address Bit (n) thSDIN tperSCLK tdsDOUT thLOAD tpwCFG tsLOAD tsSDIN thCSB tsCSB tsSERIAL 68 68 68 68 68 68 68 67 67 67 67 67 67 67 B6 B5 B4 B3 B2 B1 B0 B6 B5 B4 B3 B2 B1 B0 ALE_SCN INCHAN1_SCLK SDOUT SERIAL 66 B6 thSCAN tsSERIAL tsSCAN tperSCLK tdsDOUT Read-back shift register (483 bits long) is loaded here on rising edge of INCHAN1_SCLK with SERIAL HIGH and ALE_SCN LOW MSB of program memory for output 68 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |