| 전자부품 데이터시트 검색엔진 |
|
MP8869WGL 데이터시트(PDF) 36 Page - Monolithic Power Systems |
|
|
|||||||||||||||||||||||||||||
MP8869WGL 데이터시트(HTML) 36 Page - Monolithic Power Systems |
|
36 / 41 page ![]() MP8869W – 3V - 18V, 12A, SYNCHRONOUS STEP-DOWN CONVERTER MP8869W Rev. 1.02 www.MonolithicPower.com 36 1/18/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. SW VCC VIN 3 10 VOUT AGND KELVIN CONNECT TO PGND AT VCC CAP DO NOT CONNECT TO PGND HERE PGND BST ANGD At least two layers should be applied for Vin and PGND and place >20 vias close to the part for a better thermal performance SS VOUT FB VIN PG A0 EN SDA SCL C2 C5 C6 R3 AGND 4 5 6 13 12 11 1 14 10 3 7 2 8 9 C1 L1 SW VIN PGND --Top Layer --Via --Bottom Vin Layer --Inner PGND Layer --Inner Layer2 --Via For AGND --Bottom Layer R2 Figure 14: Recommend Layout Design Example Table 7 is a design example following the application guidelines for the specifications below. Table 7: Design Example VIN 12V VOUT 1V IO 12A The detailed application schematics are shown in Figure 15 through Figure 21. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |