전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC3265 데이터시트(PDF) 13 Page - Linear Technology

부품명 LTC3265
상세설명  Low Noise Dual Supply with Boost and Inverting Charge Pumps
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC3265 데이터시트(HTML) 13 Page - Linear Technology

Back Button LTC3265 Datasheet HTML 9Page - Linear Technology LTC3265 Datasheet HTML 10Page - Linear Technology LTC3265 Datasheet HTML 11Page - Linear Technology LTC3265 Datasheet HTML 12Page - Linear Technology LTC3265 Datasheet HTML 13Page - Linear Technology LTC3265 Datasheet HTML 14Page - Linear Technology LTC3265 Datasheet HTML 15Page - Linear Technology LTC3265 Datasheet HTML 16Page - Linear Technology LTC3265 Datasheet HTML 17Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
LTC3265
13
3265fa
For more information www.linear.com/LTC3265
OPERATION
Negative Low Dropout Linear Regulator (LDO–)
The negative low dropout regulator (LDO–) supports a
load of up to 50mA. The LDO– takes power from the VOUT–
pin (output of the inverting charge pump) and drives the
LDO– output pin to a voltage programmed by the resistor
divider connected between LDO–, ADJ– and GND pins. For
stability,theLDO–outputmustbebypassedtogroundwith
a low ESR ceramic capacitor that maintains a capacitance
of at least 2µF across operating temperature and voltage.
The LDO– is enabled or disabled via the EN– logic input
pin. Initially, when the EN– logic input is low, the charge
pump circuitry is disabled and the VOUT– pin is at GND.
When EN– is switched high, the VOUT– pin will be driven
1.2V REF
BYP+
GND
CBYP+
COUT
COPT
LDO
OUTPUT
R1
R2
3265 F02
ADJ+
LDO+
EN+
VOUT+
0
1
Figure 2. Positive LDO Application Circuit
Figure 3: Negative LDO Application Circuit
–1.2V REF
BYP–
GND
CBYP–
COUT
LDO
OUTPUT
R1
R2
3265 F03
ADJ–
LDO–
EN–
VOUT–
0
1
COPT
negative by the charge pump circuitry. Soft-start circuitry
in the charge pump also provides soft-start functionality
for the LDO– and prevents excessive inrush currents.
Figure 3 shows the LDO– regulator application circuit.
The LDO– output voltage VLDO– can be programmed by
choosing suitable values of R1 and R2 such that:
VLDO– = –1.2V •
R1
R2
+1


An optional capacitor of 100nF can be connected from the
BYP– pin to ground. This capacitor bypasses the internal
–1.2V reference of the LTC3265 and improves the noise
performance of the LDO–. If this function is not used the
BYP– pin should be left floating.
An optional feedback capacitor (COPT) can be added for
improved transient response. A value of 10pF is recom-
mended for most applications but experimentation with
capacitor sizes between 2pF and 22pF may yield further
improvement in the transient response.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com