전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STK14D88-R35I 데이터시트(PDF) 5 Page - List of Unclassifed Manufacturers

부품명 STK14D88-R35I
상세설명  32K x 8 AutoStore nvSRAM CMOS Nonvolatile Static RAM
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

STK14D88-R35I 데이터시트(HTML) 5 Page - List of Unclassifed Manufacturers

  STK14D88-R35I Datasheet HTML 1Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 2Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 3Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 4Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 5Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 6Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 7Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 8Page - List of Unclassifed Manufacturers STK14D88-R35I Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
STK14D88
April 2005
Document Control #ML0033 rev 1.2
5
SRAM READ CYCLES #1 & #2
SYMBOLS
STK14D88-25
STK14D88-35
STK14D88-45
NO.
#1
#2
Alt.
PARAMETER
MIN
MAX
MIN
MAX
MIN
MAX
UNITS
1
tELQV
tACS
Chip Enable Access Time
25
35
45
ns
2
tAVAV
c
tAVAV
c
tRC
Read Cycle Time
25
35
45
ns
3
tAVQV
d
tAA
Address Access Time
25
35
45
ns
4
tGLQV
tOE
Output Enable to Data Valid
12
15
20
ns
5
tAXQX
d
tOH
Output Hold after Address Change
3
3
3
ns
6
tELQX
tLZ
Chip Enable to Output Active
3
3
3
ns
7
tEHQZ
e
tHZ
Chip Disable to Output Inactive
10
13
15
ns
8
tGLQX
tOLZ
Output Enable to Output Active
0
0
0
ns
9
tGHQZ
e
tOHZ
Output Disable to Output Inactive
10
13
15
ns
10
tELICC
b
tPA
Chip Enable to Power Active
0
0
0
ns
11
tEHICC
b
tPS
Chip Disable to Power Standby
25
35
45
ns
Notes
c: W must be high during SRAM READ cycles
d: Device is continuously selected with E and G
both low
e: Measured
± 200mV from steady state output voltage
f: HSB must remain high during READ and WRITE cycles.
SRAM READ CYCLE #1:
Address Controlledc,d,f
SRAM READ CYCLE #2:
E Controlledc,f
DQ (DATA OUT)
ADDRESS
3
tAVQV
5
tAXQX
DATA VALID
2
tAVAV
2
tAVAV
DATA VALID
ADDRESS
DQ (DATA OUT)
ICC
STANDBY
ACTIVE
1
tELQV
6
tELQX
4
tGLQV
8
tGLQX
10
tELICCH
11
tEHICCL
7
tEHQZ
9
tGHQZ
E
G



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com